共 12 条
[1]
BELLAJ H, 1999, VALIDITY LIMITS JUNC, P49
[2]
Clemens M, 2000, IEEE T MAGN, V36, P1448, DOI 10.1109/20.877711
[3]
Codecasa L., 1999, Proceedings of the European Conference on Circuit Theory and Design. ECCTD'99, P563
[6]
Hefner A. R., 1993, IEEE Transactions on Power Electronics, V8, P376, DOI 10.1109/63.261007
[8]
NEMETH K, 1976, IEEE J SOLID-ST CIRC, V11, P834

