Face detection system for SVGA source with hecto-scale frame rate on FPGA board

被引:4
作者
Ding, Zheng [1 ]
Zhao, Feng [2 ]
Shu, Wei [3 ]
Wu, Min-You [1 ]
机构
[1] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200240, Peoples R China
[2] Digilent Elect Technol Co Ltd, Shanghai, Peoples R China
[3] Univ New Mexico, Dept Elect & Comp Engn, Albuquerque, NM 87131 USA
关键词
Face detection system; Field programmable gate array; Haar feature; ARCHITECTURE;
D O I
10.1016/j.micpro.2012.01.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes techniques for face detection using Haar-like features as weak classifiers and gives the implementation details for an FPGA development board. We analyze and discuss the relation between the system computation cost and selection of the image scaling factor. Based on the empirical results of our previous work, we give a new method to select the stop threshold for the image reduction process, which reduces the total computation by half. We present and implement an improved integral image pipeline calculation design. We also provide a color image output mode to let our system enjoy more human-oriented design. Test results show that the system achieves real-time face detection speed (100fps) and a high face detection rate (87.2%) for an SVGA (600 x 800) video source. The low power consumption (3.5 W) is another advantage over previous work. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:315 / 323
页数:9
相关论文
共 22 条
[11]  
McCready R., 2000, Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science Vol.1896), P157
[12]  
Niyoyita JP, 2009, ADV INTEL SOFT COMPU, V56, P333
[13]   Real-time FPGA-based architecture for bicubic interpolation:: An application for digital image scaling [J].
Nuño-Maganda, MA ;
Arias-Estrada, MO .
2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2005), 2005, :1-8
[14]  
Nvidia, 2009, NVID PROD
[15]   A low cost FPGA system for high speed face detection and tracking [J].
Paschalakis, S ;
Bober, M .
2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, :214-221
[16]  
Tanida Y, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, P265, DOI 10.1109/FPT.2008.4762394
[17]   Robust real-time face detection [J].
Viola, P ;
Jones, MJ .
INTERNATIONAL JOURNAL OF COMPUTER VISION, 2004, 57 (02) :137-154
[18]  
Wang TH, 2010, LECT NOTES COMPUT SC, V6455, P397
[19]  
Xilinx, 2010, XPOW EST
[20]   Detecting faces in images: A survey [J].
Yang, MH ;
Kriegman, DJ ;
Ahuja, N .
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2002, 24 (01) :34-58