Mismatch shaping for a current-mode multibit delta-sigma DAC

被引:72
作者
Shui, T [1 ]
Schreier, R
Hudson, F
机构
[1] Philips Semicond, Sunnyvale, CA 94088 USA
[2] Analog Devices Inc, Wilmington, MA 01887 USA
[3] Veris Ind Inc, Portland, OR 97223 USA
关键词
current-mode circuits; delta-sigma modulation; digital-analog conversion; mismatch shaping;
D O I
10.1109/4.748184
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Mismatch shaping allows the use of multibit quantization in delta-sigma analog-to-digital converters and digital-to-analog converters (DAC's) since it noise-shapes the error caused by static element mismatch in a multibit DAC, In this paper, mismatch-shaping techniques for low-pass delta-sigma (Delta Sigma) modulators are reviewed, and a mismatch-shaping technique For bandpass Delta Sigma modulators is described. The dynamic error caused by frequent element switching is identified as a major source of error in a current-mode DAC with a continuous-time output. Modifying the mismatch-shaping algorithm to account for this effect yields a continuous-time Delta Sigma DAC that is insensitive to both element mismatch and element switching dynamics. Experimental results confirm the effectiveness of the proposed techniques.
引用
收藏
页码:331 / 338
页数:8
相关论文
共 24 条
[1]  
Adams R. W., 1995, U.S. Patent, Patent No. 5404142
[2]  
BAIRD RT, 1995, IEEE INT SYMP CIRC S, P13, DOI 10.1109/ISCAS.1995.521439
[3]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[4]   A NOISE-SHAPING CODER TOPOLOGY FOR 15+ BIT CONVERTERS [J].
CARLEY, LR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) :267-273
[5]  
CARLEY LR, 1988, P 1988 IEEE CUST INT
[6]   A HIGH-RESOLUTION MULTIBIT SIGMA-DELTA MODULATOR WITH INDIVIDUAL-LEVEL AVERAGING [J].
CHEN, F ;
LEUNG, BH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (04) :453-460
[7]   Spectral shaping of circuit errors in digital-to-analog converters [J].
Galton, I .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (10) :808-817
[8]  
Galton I, 1996, ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, P441, DOI 10.1109/ISCAS.1996.539979
[9]  
Henderson RK, 1996, ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, P293, DOI 10.1109/ISCAS.1996.539887
[10]  
JACKSON HS, 1993, Patent No. 5221926