Capacitance-Voltage (C-V) characterization of 20 Å thick gate oxide:: parameter extraction and modeling

被引:10
作者
Clerc, R
Devoivre, T
Ghibaudo, G
Caillat, C
Guégan, G
Reimbold, G
Pananakakis, G
机构
[1] ENSERG, LPCS, F-38016 Grenoble, France
[2] ST Microelect, F-38926 Crolles, France
[3] CEA, LETI, DMEL, F-38054 Grenoble, France
关键词
D O I
10.1016/S0026-2714(99)00260-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports the Capacitance-Voltage (C-V) characterization of gate oxide in the 20 Angstrom thickness range, dealing especially with quantum and polysilicon effects. In the first part, the basis of Poisson-Schrodinger modeling is summarized. The extraction procedure of doping level, flat band voltage, threshold voltage, and oxide thickness is presented. A simple method to extract the polysilicon doping level and to correct for polysilicon effect on C(V) curves is proposed. These parameter extraction procedures are illustrated by experimental data obtained on both NMOS and PMOS transistors. (C) 2000 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:571 / 575
页数:5
相关论文
共 11 条
[1]  
ANDO T, 1982, REV MOD PHYS, V54, P438
[2]  
CAILLAT C, 1999, S VLSI, P89
[3]   Experimental determination of threshold voltage shifts due to quantum mechanical effects in MOS electron and hole inversion layers [J].
Chindalore, G ;
Hareland, SA ;
Jallepalli, S ;
Tasch, AF ;
Maziar, CM ;
Chia, VKF ;
Smith, S .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) :206-208
[4]  
GHIBAUDO G, 1999, P IEEE ICMTS, P111
[5]   Analysis of the MOS transistor based on the self-consistent solution to the Schrodinger and Poisson equations and on the local mobility model [J].
Janik, T ;
Majkusiak, B .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) :1263-1271
[6]   SATURATION CAPACITANCE OF THIN OXIDE MOS STRUCTURES AND EFFECTIVE SURFACE DENSITY OF STATES OF SILICON [J].
MASERJIA.J ;
PETERSSO.G ;
SVENSSON, C .
SOLID-STATE ELECTRONICS, 1974, 17 (04) :335-339
[8]  
NICOLLIAN EH, 1982, MOS PHYSICS TECHNOLO
[9]   Characterization of polysilicon-gate depletion in MOS structures [J].
Ricco, B ;
Versari, R ;
Esseni, D .
IEEE ELECTRON DEVICE LETTERS, 1996, 17 (03) :103-105
[10]   OXIDE-THICKNESS DETERMINATION IN THIN-INSULATOR MOS STRUCTURES [J].
RICCO, B ;
OLIVO, P ;
NGUYEN, TN ;
KUAN, TS ;
FERRIANI, G .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (04) :432-438