A DSP-like analogue processing unit for smart image sensors

被引：19

作者：

Dupret, A ^{[1
]}

Klein, JO ^{[1
]}

Nshare, A ^{[1
]}

机构：

[1] Univ Paris 11, UMR 8622, Inst Elect Fondamentale, F-91405 Orsay, France

来源：

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS | 2002年 / 30卷 / 06期

关键词：

analogue image processing; electronic retina; CMOS image sensor;

D O I：

10.1002/cta.211

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An electronic retina featuring DSP-like programmable analogue processing is addressed. The motivations for designing such an original smart image sensor are accounted for. The architecture of the circuit is described and then the two more important building blocks are detailed. Finally, the practical implementation and tests results are given so as to validate the approach. Copyright (C) 2002 John Wiley Sons, Ltd.

引用

页码：595 / 609

页数：15

共 16 条

[11] A PROGRAMMABLE ANALOG CELLULAR NEURAL-NETWORK CMOS CHIP FOR HIGH-SPEED IMAGE-PROCESSING [J].

KINGET, P ;

STEYAERT, MSJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :235-243

[12] ARTIFICIAL RETINAS - FAST, VERSATILE IMAGE-PROCESSORS [J].

KYUMA, K ;

LANGE, E ;

OHTA, J ;

HERMANNS, A ;

BANISH, B ;

OITA, M .

NATURE, 1994, 372 (6502) :197-198

[13]

Mead C, 1989, ANALOG VLSI NEURAL S

[14]

Moini A., 1999, Vision Chips

[15] Mixed-signal CNN array chips for image processing [J].

RodriguezVazquez, A ;

Espejo, S ;

DominguezCastro, R ;

Carmona, R ;

Roca, E .

ADVANCED FOCAL PLANE ARRAYS AND ELECTRONIC CAMERAS, 1996, 2950 :218-229

[16]

ROSKA T, 2001, VLSI DESIGN USE CELL

← 1 2 →