Reducing MOSFET 1/f noise and power consumption by switched biasing

Switched biasing is proposed as a technique for reducing the 1/f noise in MOSFET's, Conventional techniques, such as chopping or correlated double sampling, reduce the effect of 1/f noise in electronic circuits, whereas the switched biasing technique reduces the 1/f noise itself. Whereas noise reduction techniques generally lead to more power consumption, switched biasing can reduce the power consumption. It exploits an intriguing physical effect: Cycling a MOS transistor from strong inversion to accumulation reduces its intrinsic 1/f noise, As the 1/f noise is reduced at its physical roots, high frequency circuits, in which 1/f noise is being upconverted, can also benefit, This is demonstrated by applying switched biasing in a 0.8 mu m CMOS sawtooth oscillator, By periodically switching off the bias currents, during time intervals that they are not contributing to the circuit operation, a reduction of the 1/f noise induced phase noise by more than 8 dB is achieved, while the power consumption is also reduced by 30%.