A 1-tap 40-Gb/s look-ahead decision feedback equalizer in 0.18-μm SiGeBiCMOS technology

被引：22

作者：

Garg, Adesh ^{[1
]}

Carusone, Anthony Chan ^{[1
]}

Voinigescu, Sorin P. ^{[1
]}

机构：

[1] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2006年 / 41卷 / 10期

关键词：

40; Gb/s; decision feedback equalizer; SiGeBiCMOS;

D O I：

10.1109/JSSC.2006.878109

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a fully differential 1-tap decision feedback equalizer in 0.18-mu m SiGe BiCMOS technology. The circuit is capable of equalizing NRZ data up to 40 Gb/s. A look-ahead architecture is employed with modifications to reduce complexity in the high-speed clock distribution. An analog differential voltage controls the tap weights. The design is fabricated in 0.18-mu m SiGe BiCMOS technology with a 160-GHz f(T). It occupies an area of 1.5 mm x 1 mm and operates from a 3.3-V supply with 230-mA current. It is the first feedback equalizer at 40 Gb/s.

引用

页码：2224 / 2232

页数：9

共 18 条

[1]

[Anonymous], IEEE INT SOL STAT CI

[2] Adaptive PMD compensation by electrical and optical techniques [J].

Buchali, F ;

Bülow, H .

JOURNAL OF LIGHTWAVE TECHNOLOGY, 2004, 22 (04) :1116-1126

[3] PMD mitigation at 10Gbit/s using linear and nonlinear integrated electronic equaliser circuits [J].

Bülow, H ;

Buchali, F ;

Baumert, W ;

Ballentin, R ;

Wehren, T .

ELECTRONICS LETTERS, 2000, 36 (02) :163-164

[4] Design analysis and circuit enhancements for high-speed bipolar flip-flops [J].

Collins, TE ;

Manan, V ;

Long, SI .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) :1166-1174

[5] ACCURATE ANALYTICAL DELAY EXPRESSIONS FOR ECL AND CML CIRCUITS AND THEIR APPLICATIONS TO OPTIMIZING HIGH-SPEED BIPOLAR CIRCUITS [J].

FANG, W .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) :572-583

[6]

Garg A, 2005, COMP SEMICOND INTEGR, P37

[7] A 49-Gb/s, 7-tap transversal filter in 0.18 μm SiGe BiCMOS for backplane equalization [J].

Hazneci, A ;

Voinigescu, SP .

2004 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2004: 26TH ANNIVERSARY: COMPOUNDING YOUR CHIPS IN MONTEREY, 2004, :101-104

[8] A mixed-signal decision-feedback equalizer that uses a look-ahead architecture [J].

Kajley, RS ;

Hurst, PJ ;

James, EC .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) :450-459

[9] TECHNIQUES FOR HIGH-SPEED IMPLEMENTATION OF NONLINEAR CANCELLATION [J].

KASTURIA, S ;

WINTERS, JH .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1991, 9 (05) :711-717

[10]

Lee T.H., 1998, DESIGN CMOS RADIO FR

← 1 2 →