Intrinsic threshold voltage instability of the HfO2NMOS transistors

被引:37
作者
Bersuker, G. [1 ]
Sim, J. H. [1 ]
Park, C. S. [1 ]
Young, C. D. [1 ]
Nadkarni, S. [1 ]
Choi, R. [1 ]
Lee, B. H. [1 ]
机构
[1] SEMATECH, 2706 Montopolis Dr, Austin, TX 78741 USA
来源
2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL | 2006年
关键词
high-k; electron traps; threshold voltage instability;
D O I
10.1109/RELPHY.2006.251213
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electron trapping in high-k gate dielectrics under constant voltage stress is investigated. It is suggested that the electron trapping occurs through a two-step process: resonant tunneling of the injected electron into the pre-existing defects (fast trapping) and temperature-activated migration of trapped electrons to unoccupied traps (slow trapping). The proposed model successfully describes low temperature threshold voltage instability in NMOS transistors with HfO2/TiN gate stacks.
引用
收藏
页码:179 / +
页数:2
相关论文
共 9 条
[1]   Mobility evaluation in transistors with charge-trapping gate dielectrics [J].
Bersuker, G ;
Zeitzoff, P ;
Sim, JH ;
Lee, BH ;
Choi, R ;
Brown, G ;
Young, CD .
APPLIED PHYSICS LETTERS, 2005, 87 (04)
[2]  
Bersuker G, 2004, MATER TODAY, V7, P26
[3]   Effect of pre-existing defects on reliability assessment of high-k gate dielectrics [J].
Bersuker, G ;
Sim, JH ;
Young, CD ;
Choi, R ;
Zeitzoff, PM ;
Brown, GA ;
Lee, BH ;
Murto, RW .
MICROELECTRONICS RELIABILITY, 2004, 44 (9-11) :1509-1512
[4]  
BERSUKER G, 2005, P NATO WORKSH DEF HI
[5]  
GAVARTIN J, IN PRESS
[6]   Intrinsic characteristics of high-k devices and implications of fast transient charging effects (FTCE) [J].
Lee, BH ;
Young, CD ;
Choi, R ;
Sim, JH ;
Bersuker, G ;
Kang, CY ;
Harris, R ;
Brown, GA ;
Matthews, K ;
Song, SC ;
Moumen, N ;
Barnett, J ;
Lysaght, P ;
Choi, KS ;
Wen, HC ;
Huffman, C ;
Alshareef, H ;
Majhi, P ;
Gopalan, S ;
Peterson, J ;
Kirsh, P ;
Li, HJ ;
Gutt, J ;
Gardner, M ;
Gardner, M ;
Huff, HF ;
Zeitzoff, P ;
Murto, RW ;
Larson, L ;
Ramiller, C .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :859-862
[7]  
RIBES G, 2005, IEEE IRW
[8]  
SIM JH, 2004, SSDM, P214
[9]   Interfacial layer dependence of HFSixOy gate stacks on VT instability and charge trapping using ultra-short pulse in characterization [J].
Young, CD ;
Choi, R ;
Sim, JH ;
Lee, BH ;
Zeitzoff, P ;
Zhao, B ;
Matthews, K ;
Brown, GA ;
Bersuker, G .
2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, :75-79