Reliability Challenges for CMOS Technology Qualifications With Hafnium Oxide/Titanium Nitride Gate Stacks

被引:157
作者
Kerber, Andreas [1 ]
Cartier, Eduard Albert [2 ]
机构
[1] Adv Micro Devices Inc, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Div Res, Yorktown Hts, NY 10598 USA
关键词
Bias temperature instability; dielectric breakdown; HfO2; high-k; metal gate; MOSFETs; reliability; stress induced leakage current (SILC); TiN; HIGH-K; PROGRESSIVE BREAKDOWN; ELECTRON-MOBILITY; HIGH-KAPPA; OXIDE; DEVICES; PREDICTION; LAYERS; DEGRADATION; INSTABILITY;
D O I
10.1109/TDMR.2009.2016954
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It has been demonstrated that the introduction of HfO2/TiN gate stacks into CMOS technologies provides the means to continue with traditional device gate length scaling. However, the introduction of HfO2 as a new gate dielectric and TiN as a metallic gate electrode into the gate stack of FETs brings about new challenges for understanding reliability physics and qualification. This contribution summarizes recent advances in the understanding of charge trapping and defect generation in HfO2/TiN gate stacks. This paper relates the electrical properties to the chemical/physical properties of the high-e dielectric and discusses test procedures specifically tailored to quantify gate stack reliability of HfO2/TiN gate stacks.
引用
收藏
页码:147 / 162
页数:16
相关论文
共 63 条
[1]  
[Anonymous], INT EL DEV M
[2]   Progressive breakdown characteristics of high-K/metal gate stacks [J].
Bersuker, G. ;
Chowdhury, N. ;
Young, C. ;
Heh, D. ;
Misra, D. ;
Choi, R. .
2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, :49-+
[3]  
Cartier E, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P230
[4]   Stress-Induced Leakage Current and Defect Generation in nFETs with HfO2/TiN Gate Stacks during Positive-Bias Temperature Stress [J].
Cartier, Eduard ;
Kerber, Andreas .
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, :486-+
[5]   Carrier transport in HfO2/metal gate MOSFETs:: Physical insight into critical parameters [J].
Cassé, M ;
Thevenod, L ;
Guillaumot, B ;
Tosti, L ;
Martin, F ;
Mitard, J ;
Weber, O ;
Andrieu, F ;
Ernst, T ;
Reimbold, G ;
Billon, T ;
Mouis, M ;
Boulanger, F .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) :759-768
[6]  
Chen X, 2008, S VLSI TECH, P67
[7]   Dual layer SrTiO3/HfO2 gate dielectric for aggressively scaled band-edge nMOS devices [J].
Choi, C. ;
Cartier, E. ;
Wang, Y. Y. ;
Narayanan, V. ;
Khare, M. .
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) :2217-2221
[8]   High-performance high-κ/Metal gates for 45nm CMOS and beyond with gate-first processing [J].
Chudzik, M. ;
Doris, B. ;
Mo, R. ;
Sleight, J. ;
Cartier, E. ;
Dewan, C. ;
Park, D. ;
Bu, H. ;
Natzle, W. ;
Yan, W. ;
Ouyang, C. ;
Henson, K. ;
Boyd, D. ;
Callegari, S. ;
Carter, R. ;
Casarotto, D. ;
Gribelyuk, M. ;
Hargrove, M. ;
He, W. ;
Kim, Y. ;
Linder, B. ;
Moumen, N. ;
Paruchuri, V. K. ;
Stathis, J. ;
Steen, M. ;
Vayshenker, A. ;
Wang, X. ;
Zafar, S. ;
Ando, T. ;
Iijimas, R. ;
Takayanagi, M. ;
Narayanan, V. ;
Wise, R. ;
Zhang, Y. ;
Divakaruni, R. ;
Khare, M. ;
Chen, T. C. .
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, :194-+
[9]  
Crupi F., 2003, INT REL PHYS S, P181
[10]  
Degraeve R, 2005, INT EL DEVICES MEET, P419