High resolution templates for step and flash imprint lithography

被引:65
作者
Resnick, DJ [1 ]
Dauksher, WJ [1 ]
Mancini, D [1 ]
Nordquist, KJ [1 ]
Ainley, E [1 ]
Gehoski, K [1 ]
Baker, JH [1 ]
Bailey, TC [1 ]
Choi, BJ [1 ]
Johnson, S [1 ]
Sreenivasan, SV [1 ]
Ekerdt, JG [1 ]
Willson, CG [1 ]
机构
[1] Motorola Labs, Phys Sci Res Labs, Tempe, AZ 85284 USA
来源
EMERGING LITHOGRAPHIC TECHNOLOGIES VI, PTS 1 AND 2 | 2002年 / 4688卷
关键词
imprint; lithography; template; step; flash;
D O I
10.1117/12.472293
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Step and Flash Imprint Lithography (SFIL) is an attractive method for printing sub-100 nm geometries. Relative to other imprinting processes SFIL has the advantage that the template is transparent, thereby facilitating conventional overlay techniques. In addition, the imprint process is performed at low pressures and room temperature, minimizing magnification and distortion errors. The purpose of this work was to investigate alternative methods for defining high resolution SFIL templates and study the limits of the SFIL process. Two methods for fabricating templates were considered. The first method used a very thin (< 20 nm) layer of Cr as a hard mask. The second fabrication scheme attempts to address some of the weaknesses associated with a solid glass substrate. Because there is no conductive layer on the final template, SEM and defect inspection are compromised. By incorporating a conductive and transparent layer of indium tin oxide (ITO) on the glass substrate, charging is suppressed during SEM inspection, and the transparent nature of the final template is not affected. Using ZEP-520 as the electron beam imaging resist, features as small as 20 nm were resolved on the templates. Features were also successfully imprinted using both types of templates.
引用
收藏
页码:205 / 213
页数:3
相关论文
共 10 条
  • [1] Step and flash imprint lithography: Template surface treatment and defect analysis
    Bailey, T
    Choi, BJ
    Colburn, M
    Meissl, M
    Shaya, S
    Ekerdt, JG
    Sreenivasan, SV
    Willson, CG
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (06): : 3572 - 3577
  • [2] BAILEY TC, 2002, IN PRESS MICROELECTR
  • [3] Design of orientation stages for step and flash imprint lithography
    Choi, BJ
    Sreenivasan, SV
    Johnson, S
    Colburn, M
    Wilson, CG
    [J]. PRECISION ENGINEERING-JOURNAL OF THE INTERNATIONAL SOCIETIES FOR PRECISION ENGINEERING AND NANOTECHNOLOGY, 2001, 25 (03): : 192 - 199
  • [4] Step and flash imprint lithography: A new approach to high-resolution patterning
    Colburn, M
    Johnson, S
    Stewart, M
    Damle, S
    Bailey, T
    Choi, B
    Wedlake, M
    Michaelson, T
    Sreenivasan, SV
    Ekerdt, J
    Willson, CG
    [J]. EMERGING LITHOGRAPHIC TECHNOLOGIES III, PTS 1 AND 2, 1999, 3676 : 379 - 389
  • [5] Colburn M., 2001, SOLID STATE TECHNOLO, V67
  • [6] Plasma etching of Cr: A multiparameter uniformity study utilizing patterns of various Cr loads
    Constantine, C
    Westerman, RJ
    Plumhoff, J
    [J]. PHOTOMASK AND X-RAY MASK TECHNOLOGY VI, 1999, 3748 : 153 - 157
  • [7] NAMATSU H, 1995, JPN J APPL PHYS, V34, P6940
  • [8] RESNICK DJ, 2001, IN PRESS SPIE P
  • [9] Cr absorber etch process for extreme ultraviolet lithography mask fabrication
    Smith, KH
    Wasson, JR
    Mangat, PJS
    Dauksher, WJ
    Resnick, DJ
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (06): : 2906 - 2910
  • [10] SMITH KH, 2001, IN PRESS J VAC SCI B