Custom S/390 G5 and G6 microprocessors

被引:22
作者
Check, MA [1 ]
Slegel, TJ [1 ]
机构
[1] IBM Syst, Div 390, Poughkeepsie, NY 12601 USA
关键词
D O I
10.1147/rd.435.0671
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Compared with the G4 microprocessor, the S/390(R) G5 microprocessor contains many architectural and performance enhancements. The G6 microprocessor represents a technology performance improvement over G5, with system support for additional processors. The G5 processor uses IBM CMOS 6X technology and has a clock frequency of 500 MHz in its fastest models. The G6 uses CMOS 7S technology with a clock frequency up to 637 MHz. The processors include a new IEEE binary floating-point architecture and additional reliability-availability-serviceability (RAS) improvements. The processor has significant performance improvements, including a larger level-1 (L1) cache, enhancements to the instruction fetch buffers, a branch target buffer (BTB), enhancements for a number of instructions, a new quiesce mechanism for instructions that modify translation lookaside buffer (TLB) entries, and a new level-2 (L2) cache and memory subsystem.
引用
收藏
页码:671 / 680
页数:10
相关论文
共 10 条
  • [1] Architecture and software support in IBM S/390 parallel enterprise sewers for IEEE floating-point arithmetic
    Abbott, PH
    Brush, DG
    Clark, CW
    Crone, CJ
    Ehrman, JR
    Ewart, GW
    Goodrich, CA
    Hack, M
    Kapernick, JS
    Minchau, BJ
    Shepard, WC
    Smith, RM
    Tallman, R
    Walkowiak, S
    Watanabe, A
    White, WR
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1999, 43 (5-6) : 723 - 760
  • [2] Deep submicron design techniques for the 500MHz IBM S/390 G5 custom microprocessor
    Hoffman, DE
    Averill, RM
    Curran, B
    Chan, YH
    Dansky, A
    Hatch, R
    McNamara, T
    McPherson, T
    Northrop, G
    Sigal, L
    Pelella, A
    Williams, PM
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 258 - 263
  • [3] Hua K., 1990, Proceedings. 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.90CH2909-0), P408, DOI 10.1109/ICCD.1990.130264
  • [4] The S/390 G5 floating-point unit
    Schwarz, EM
    Krygowski, CA
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1999, 43 (5-6) : 707 - 721
  • [5] IBM's S/390 G5 microprocessor design
    Slegel, TJ
    Averill, RM
    Check, MA
    Giamei, BC
    Krumm, BW
    Krygowski, CA
    Li, WH
    Liptay, JS
    MacDougall, JD
    McPherson, TJ
    Navarro, JA
    Schwarz, EM
    Shum, K
    Webb, CF
    [J]. IEEE MICRO, 1999, 19 (02) : 12 - 23
  • [6] IBM S/390 parallel enterprise server G5 fault tolerance: A historical perspective
    Spainhower, L
    Gregg, TA
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1999, 43 (5-6) : 863 - 873
  • [7] The S/390 G5/G6 binodal cache
    Turgeon, PR
    Mak, P
    Blake, MA
    Fee, MF
    Ford, CB
    Meaney, PJ
    Seigler, R
    Shen, WW
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1999, 43 (5-6) : 661 - 670
  • [8] A 400-MHz S/390 microprocessor
    Webb, CF
    Anderson, CJ
    Sigal, L
    Shepard, KL
    Liptay, JS
    Warnock, JD
    Curran, B
    Krumm, BW
    Mayo, MD
    Camporese, PJ
    Schwarz, EM
    Farrell, MS
    Restle, PJ
    Averill, RM
    Siegel, TJ
    Huott, WV
    Chan, YH
    Wile, B
    Nguyen, TN
    Emma, PG
    Beece, DK
    Chuang, CT
    Price, C
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1665 - 1675
  • [9] A high-frequency custom CMOS S/390 microprocessor
    Webb, CF
    Liptay, JS
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1997, 41 (4-5) : 463 - 473
  • [10] SA227201