Porous organosilicates for on-chip dielectric applications

Porous organosilicates useful for on-chip insulator applications can be prepared by templating the vitrification of low molecular weight silsesquioxanes (SSQs) using highly branched, thermally labile macromolecules which are subsequently removed in a thermal process to generate porosity. The process involves spin coating a mixture of the matrix material and the porogen (pore generator) followed by thermal curing to initiate vitrification and decomposition of the porogen. The morphology is fixed during the formation of the nanoscopic inorganic-organic hybrid and is maintained during foaming. This process generates controllable and stable morphologies where the void volume is determined by the porogen loading level. The porous materials are thermally robust and intrinsically hydrophobic without subsequent chemical treatment. Dielectric constants of < 2.2 are easily achieved for pore volumes of only 20%, and this porosity appears to be predominately closed cell in nature. These materials display a number of thermal mechanical and electric properties consistent with the requirements for on-chip insulator applications.