A 40 GHz VCO with 9 to 15% tuning range in 0.13μm SOICMOS

被引：20

作者：

Fong, N ^{[1
]}

Plouchart, JO ^{[1
]}

Zamdmer, N ^{[1
]}

Liu, DX ^{[1
]}

Wagner, L ^{[1
]}

Plett, C ^{[1
]}

Tarr, G ^{[1
]}

机构：

[1] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada

来源：

2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2002年

关键词：

D O I：

10.1109/VLSIC.2002.1015080

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A 40 GHz fully-monolithic complementary VCO fabricated in IBM 0.13 mum partially-depleted SOI CMOS technology is reported. The VCO operates at 1.5 V supply and draws 11.25 mW of power. The measured phase noise at 40 GHz is -109 dBc/Hz at 4 MHz offset from the carrier. At 1.5 V and 2 V V-DD, the tuning range is 9% and 15% respectively, and the output power is -8 dBm and -5 dBm respectively. The VCO occupies a chip area of only 100 mum by 100 mum.

引用

页码：186 / 189

页数：4

共 8 条

[1]

AINSPAN H, 2000, IEEE EURO SOLID STAT

[2]

Baeyens Y, 2000, IEEE MTT S INT MICR, P349, DOI 10.1109/MWSYM.2000.861012

[3]

DERANTER CRC, 2001, IEEE INT SOL STAT CI, P370

[4] A 25.9-GHz voltage-controlled oscillator fabricated in a CMOS process. [J].

Hung, CM ;

Shi, L ;

Lagnado, I .

2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, :100-101

[5]

SHAHIDI G, 1999, IEEE INT SOI C, P1

[6] A family of monolithic inductor-varactor SiGe-HBT VCOs for 20GHz to 30GHz LMDs and fiber-optic receiver applications [J].

Voinigescu, SP ;

Marchesan, D ;

Copeland, MA .

2000 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2000, :173-176

[7] Combined minimum entropy and output PDFS control via neural networks [J].

Wang, H ;

Zhang, JH .

PROCEEDINGS OF THE 2001 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT CONTROL (ISIC'01), 2001, :308-313

[8] A 0.13-μm SOICMOS technology for low-power digital and RF applications [J].

Zamdmer, N ;

Ray, A ;

Plouchart, JO ;

Wagner, L ;

Fong, N ;

Jenkins, KA ;

Jin, W ;

Smeys, P ;

Yang, I ;

Shahidi, G ;

Assaderaghi, F .

2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :85-86

← 1 →