Hybrid SETMOS architecture with Coulomb blockade oscillations and high current drive

被引:32
作者
Ionescu, AM [1 ]
Mahapatra, S [1 ]
Pott, V [1 ]
机构
[1] Swiss Fed Inst Technol, EPFL, IMM, Elect Lab,LEG, CH-1015 Lausanne, Switzerland
关键词
circuit simulation; CMOS-SET hybrid technology; negative differential resistance (NDR) device; semiconductor device model; single electron transistor (SET);
D O I
10.1109/LED.2004.828558
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel hybrid single electron transistor/MOSFET (SETMOS) circuit cell architecture, working as a three-terminal stand-alone device for obtaining SET-like Coulomb Blockade oscillations, along with a high current drive (similar to muA), is proposed. SETMOS characteristics are successfully predicted by analytical models at subambient (-100 degreesC to -150 degreesC) temperature with realistic device parameters. The effect of bias voltages and current on the SETMOS Coulomb Blockade oscillations characteristics is critically discussed. It is also demonstrated that the SETMOS can be converted into a unique quasi-periodic negative differential resistance (NDR) device by short-circuiting its gate and drain terminals.
引用
收藏
页码:411 / 413
页数:3
相关论文
共 15 条
[1]  
ALER I, 2000, P ISSCC, P214
[2]  
[Anonymous], 2002, INT TECHNOLOGY ROADM
[3]  
Durrani ZAK, 2000, IEEE T ELECTRON DEV, V47, P2334, DOI 10.1109/16.887016
[4]  
Hajimiri Ali., 1999, The Design of Low Noise Oscillators
[5]   Negative differential resistance due to single-electron switching [J].
Heij, CP ;
Dixon, DC ;
Hadley, P ;
Mooij, JE .
APPLIED PHYSICS LETTERS, 1999, 74 (07) :1042-1044
[6]   Extending the road beyond CMOS [J].
Hutchby, JA ;
Bourianoff, GI ;
Zhirnov, VV ;
Brewer, JE .
IEEE CIRCUITS & DEVICES, 2002, 18 (02) :28-41
[7]  
Inokawa H., 2001, IEDM, P147
[8]  
Ionescu AM, 2002, DES AUT CON, P88, DOI 10.1109/DAC.2002.1012600
[9]  
Mahapatra S, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P323, DOI 10.1109/IEDM.2002.1175844
[10]  
Mahapatra S., P ICCAD 2003, P497