Hybrid SETMOS architecture with Coulomb blockade oscillations and high current drive

被引：32

作者：

Ionescu, AM ^{[1
]}

Mahapatra, S ^{[1
]}

Pott, V ^{[1
]}

机构：

[1] Swiss Fed Inst Technol, EPFL, IMM, Elect Lab,LEG, CH-1015 Lausanne, Switzerland

来源：

IEEE ELECTRON DEVICE LETTERS | 2004年 / 25卷 / 06期

关键词：

circuit simulation; CMOS-SET hybrid technology; negative differential resistance (NDR) device; semiconductor device model; single electron transistor (SET);

D O I：

10.1109/LED.2004.828558

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel hybrid single electron transistor/MOSFET (SETMOS) circuit cell architecture, working as a three-terminal stand-alone device for obtaining SET-like Coulomb Blockade oscillations, along with a high current drive (similar to muA), is proposed. SETMOS characteristics are successfully predicted by analytical models at subambient (-100 degreesC to -150 degreesC) temperature with realistic device parameters. The effect of bias voltages and current on the SETMOS Coulomb Blockade oscillations characteristics is critically discussed. It is also demonstrated that the SETMOS can be converted into a unique quasi-periodic negative differential resistance (NDR) device by short-circuiting its gate and drain terminals.

引用

页码：411 / 413

页数：3

共 15 条

[11]

*SILVACO INC, SMARTSPICE US MAN

[12] Programmable single-electron transistor logic for future low-power intelligent LSI: Proposal and room-temperature operation [J].

Uchida, K ;

Koga, J ;

Ohba, R ;

Toriumi, A .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (07) :1623-1630

[13]

WASSHUBER C, 2004, COMPUTATIONAL ELECT

[14] Single-electron memory for giga-to-tera bit storage [J].

Yano, K ;

Ishii, T ;

Sano, T ;

Mine, T ;

Murai, F ;

Hashimoto, T ;

Kobayashi, T ;

Kure, T ;

Seki, K .

PROCEEDINGS OF THE IEEE, 1999, 87 (04) :633-651

[15] A case for CMOS/nano co-design [J].

Ziegler, MM ;

Stan, MR .

IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :348-352

← 1 2 →