Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs

被引:217
作者
Rim, K [1 ]
Chu, J [1 ]
Chen, H [1 ]
Jenkins, KA [1 ]
Kanarsky, T [1 ]
Lee, K [1 ]
Mocuta, A [1 ]
Zhu, H [1 ]
Roy, R [1 ]
Newbury, J [1 ]
Ott, J [1 ]
Petrarca, K [1 ]
Mooney, P [1 ]
Lacey, D [1 ]
Koester, S [1 ]
Chan, K [1 ]
Boyd, D [1 ]
Leong, M [1 ]
Wong, HS [1 ]
机构
[1] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2002年
关键词
D O I
10.1109/VLSIT.2002.1015406
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Current drive enhancements were demonstrated in the strained-Si PMOSFETs with sub-100 nm physical gate lengths for the first time, as well as in the NMOSFETs with well-controlled V-T and C-ov characteristics for L-poly and L-eff below 80 nm and 60 nm. A 110% enhancement in the electron mobility was observed in the strained Si devices with 1.2% tensile strain (28% Ge content in the relaxed SiGe buffer), along with a 45% increase in the peak hole mobility.
引用
收藏
页码:98 / 99
页数:2
相关论文
共 6 条
[1]   THERMAL + ELECTRICAL PROPERTIES OF HEAVILY DOPED GE-SI ALLOYS UP TO 1300 DEGREES K [J].
DISMUKES, JP ;
EKSTROM, E ;
BEERS, DS ;
STEIGMEIER, EF ;
KUDMAN, I .
JOURNAL OF APPLIED PHYSICS, 1964, 35 (10) :2899-&
[2]  
JENKINS KA, 2002, UNPBU IEEE ELEC DEV
[3]   Advanced SOI-MOSFETs with strained-Si channel for high speed CMOS - Electron/hole mobility enhancement [J].
Mizuno, T ;
Sugiyama, N ;
Satake, H ;
Takagi, S .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :210-211
[4]   Strained SiNMOSFETs for high performance CMOS technology [J].
Rim, K ;
Koester, S ;
Hargrove, M ;
Chu, J ;
Mooney, PM ;
Ott, J ;
Kanarsky, T ;
Ronsheim, P ;
Ieong, M ;
Grill, A ;
Wong, HSP .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :59-60
[5]  
Sugii N., 2001, Int. Electron Device Meeting Technical Digest, P737
[6]  
Takagi S, 2001, IEICE T ELECTRON, VE84C, P1043