Load-line regulation with estimated load-current feedforward: Application to microprocessor voltage regulators

被引:66
作者
Peterchev, Angel V. [1 ]
Sanders, Seth R.
机构
[1] Columbia Univ, Dept Psychiat, New York, NY 10032 USA
[2] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
基金
美国国家科学基金会;
关键词
DC-DC power conversion; estimation; feedforward systems; impedance control; load-line; microprocessors; pulsewidth modulated (PWM) power converters; regulators; transient response; voltage control; voltage regulator (VR); voltage regulator module (VRM);
D O I
10.1109/TPEL.2006.882932
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A consistent framework for load-line regulation design is presented, applicable to microprocessor voltage regulators (VRs) using either electrolytic or ceramic output capacitors. With conventional feedback control, the loop bandwidth is limited by stability constraints linked to the switching frequency. The output capacitor has to be chosen sufficiently large to meet the stability requirement. Load-current feedforward can extend the useful bandwidth beyond that imposed by feedback stability constraints. With load-current feedforward, the size of the output capacitor can be reduced, since it is determined solely by large-signal and switching-ripple considerations which are shown to be less constraining than the feedback stability requirement. This work points to the feasibility of microprocessor VR implementations using only a small number of ceramic output capacitors, while running at sub-megahertz switching frequencies.
引用
收藏
页码:1704 / 1717
页数:14
相关论文
共 25 条
[1]   Multi-phase voltage-mode hysteretic controlled DC-DC converter with novel current sharing [J].
Abu-Qahouq, J ;
Mao, H ;
Batarseh, I .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (06) :1397-1407
[2]   Design of a monolithic high frequency fast transient buck for portable application [J].
Deng, HF ;
Huang, AQ ;
Ma, Y .
PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, :4448-4452
[3]   Naturally sampled triangle carrier PWM bandwidth limit and output spectrum [J].
Deslauriers, I ;
Avdiu, N ;
Ooi, BT .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (01) :100-106
[4]  
Midya P, 2000, IEEE POWER ELECTRON, P628, DOI 10.1109/PESC.2000.879891
[5]   Design considerations for 12-V/1.5-V, 50-A voltage regulator modules [J].
Panov, Y ;
Jovanovic, M .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2001, 16 (06) :776-783
[6]   Design of ceramic-capacitor VRM's with estimated load current feedforward [J].
Peterchev, AV ;
Sanders, SR .
PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, :4325-4332
[7]   Architecture and IC implementation of a digital VRM controller [J].
Peterchev, AV ;
Xiao, JW ;
Sanders, SR .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :356-364
[8]  
Redl R., 1986, IEEE Transactions on Power Electronics, VPE-1, P181, DOI 10.1109/TPEL.1986.4766303
[9]   Two-stage approach for 12-V VR [J].
Ren, YC ;
Ming, X ;
Yao, KW ;
Yu, M ;
Lee, FC .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (06) :1498-1506
[10]   Analysis of the power delivery path from the 12-V VR to the microprocessor [J].
Ren, YC ;
Yao, KW ;
Ming, X ;
Lee, FC .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (06) :1507-1514