Effect of barium contamination on gate oxide integrity in high-k dram

被引:1
作者
Boubekeur, H
Mikolajick, T
Bauer, A
Frey, L
Ryssel, H
机构
[1] Memory Prod, Infineon Technol, D-81541 Munich, Germany
[2] Fraunhofer Inst Integrated Circuit, D-91058 Erlangen, Germany
关键词
D O I
10.1016/S0022-3093(02)00957-2
中图分类号
TQ174 [陶瓷工业]; TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Barium impact on the gate oxide breakdown was studied using E-ramp and constant current stress (CCS) charge to breakdown. Wafers were contaminated with Ba after a 7.5 nm gate oxide growth and 300 nm poly-silicon deposition. The measurements were done on capacitors having areas of 0.1, 1, 4, and 16 mm(2). Up to a contamination level of 4 x 10(14) atoms/cm(2) no degradation in oxide integrity was observed either by E-ramp or CCS. Time of flight (ToF)SIMS measurement of Ba diffusion profile at 800 degreesC shows a diffusion of Ba over distances of some tens of nanometers, thus Ba does not reach the gate oxide region. The effect on the gate oxide breakdown can be correlated with the slow diffusion of Ba in poly-Si. Therefore, no major concern of yield and reliability due to Ba contamination is seen for the integration of Ba containing dielectrics into memories. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:12 / 16
页数:5
相关论文
共 6 条
[1]  
BEARDA T, 1999, 4 INT S ULTR CLEAN P, P11
[2]   Aspects of barium contamination in high dielectric dynamic random access memories [J].
Boubekeur, H ;
Höpfner, J ;
Mikolajick, T ;
Dehm, C ;
Frey, L ;
Ryssel, H .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2000, 147 (11) :4297-4300
[3]   Barium, strontium and bismuth contamination in CMOS processes [J].
Boubekeur, H ;
Mikolajick, T ;
Höpfner, J ;
Dehm, C ;
Pamler, W ;
Steiner, J ;
Kilian, G ;
Kolbesen, BO ;
Bauer, A ;
Frey, L ;
Ryssel, H .
ULTRA CLEAN PROCESSING OF SILICON SURFACES 2000, 2001, 76-77 :9-14
[4]   BEHAVIOR OF DEFECTS INDUCED BY METALLIC IMPURITIES ON SI(100) SURFACES [J].
HOURAI, M ;
MURAKAMI, K ;
SHIGEMATSU, T ;
FUJINO, N ;
SHIRAIWA, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1989, 28 (12) :2413-2420
[5]   Thermal stability of metal electrodes (Pt, Ru, & Ir) on polycrystalline silicon in ferroelectric capacitors [J].
Jeon, YC ;
Seon, JM ;
Joo, JH ;
Oh, KY ;
Roh, JS ;
Kim, JJ ;
Kim, DS .
INTEGRATED FERROELECTRICS, 1997, 17 (1-4) :489-500
[6]  
MERTENS PW, 1999, DEFECTS SILICON, V3, P401