Experiences on analog circuit technology migration and reuse

被引:10
作者
Acosta, R [1 ]
Silveira, F [1 ]
Aguirre, P [1 ]
机构
[1] Univ Republica, Inst Ingn Electr, Montevideo, Uruguay
来源
15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2002年
关键词
D O I
10.1109/SBCCI.2002.1137654
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work deals with two aspects of the reuse and redesign of analog circuits. First, a method for technology migration of analog circuits, recently proposed by Galup-Montoro and Schneider, is validated experimentally in the redesign of a Miller OTA from a 2.4mum technology to a 0.8mum technology. In addition, the impact of the method on performance aspects of analog circuits not covered in the original proposal (slew rate and current mirror frequency response) is studied. As a second mechanism for allowing the reuse of analog circuits, the feasibility of the application of the reference bias current as a tuning parameter to customize the performance of an existing design to suit different applications is demonstrated.
引用
收藏
页码:169 / 174
页数:6
相关论文
共 5 条
[1]   An MOS transistor model for analog circuit design [J].
Cunha, AIA ;
Schneider, MC ;
Galup-Montoro, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) :1510-1519
[2]   A fast and accurate method of redesigning analog subcircuits for technology scaling [J].
Funaba, S ;
Kitagawa, A ;
Tsukada, T ;
Yokomizo, G .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 25 (03) :299-307
[3]   Resizing rules for MOS analog-design reuse [J].
Galup-Montoro, C ;
Schneider, MC ;
Coitinho, RM .
IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (02) :50-58
[4]   Crossroads for mixed-signal chips [J].
Levin, PL ;
Ludwig, R .
IEEE SPECTRUM, 2002, 39 (03) :38-+
[5]   Resizing rules for the reuse of MOS analog designs [J].
Montoro, CG ;
Schneider, MC .
13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, :89-93