Investigation of Cu/TaN metal gate for metal-oxide-silicon devices

被引:10
作者
Tsui, BY [1 ]
Huang, CF
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30039, Taiwan
关键词
D O I
10.1149/1.1522723
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
This work investigates the work function modulation of TaNx films and the thermal stability of Cu/TaNx stack as a gate electrode for metal-oxide-silicon devices. The N/Ta ratio was varied in the range of 0.30-0.65 by using reactive-sputter deposition with various Ar/N-2 mass flow ratios. The TaNx films are almost amorphous and are thermally stable up to 800degreesC. However, the formation of Ta3N5 phase in a film with a high N/Ta ratio or annealed at high temperature increases the resistivity. The work function of TaNx is about 4.31-4.38 eV and the modulation is less than 70 mV. Such a short range modulation of the work function implies that TaNx is only suitable to be a gate electrode of surface channel n-channel metal oxide semiconductor field effect transistors (NMOSFETs). The mean value of the flatband voltage decreases and the deviation of the flatland voltage increases with the increase of the annealing temperature. Although phase change, grain growth, and Cu contamination contribute to the instability at high temperature, thermal stress-induced oxide charges dominate this decrease and deviation of the flatband voltage at temperature below 500degreesC. According to the material and electrical analysis, the Cu/TaNx stack gate electrode can be used for NMOSFETs only, and the maximum process temperature following gate electrode deposition should be lower than 500degreesC. (C) 2002 The Electrochemical Society.
引用
收藏
页码:G22 / G27
页数:6
相关论文
共 28 条
[1]   MODELING THE POLYSILICON DEPLETION EFFECT AND ITS IMPACT ON SUBMICROMETER CMOS CIRCUIT PERFORMANCE [J].
ARORA, ND ;
RIOS, R ;
HUANG, CL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (05) :935-943
[2]  
BERLUNG CN, 1966, IEEE T ELECTRON DEV, V13, P701
[3]   POLYSILICON GATE DEPLETION EFFECT ON IC PERFORMANCE [J].
CHEN, K ;
CHAN, MS ;
KO, PK ;
HU, CM .
SOLID-STATE ELECTRONICS, 1995, 38 (11) :1975-1977
[4]  
Lee CK, 2000, IEEE POWER ELECTRON, P27, DOI 10.1109/PESC.2000.878794
[5]   Metal gate work function adjustment for future CMOS technology [J].
Lu, Q ;
Lin, R ;
Ranade, P ;
King, TJ ;
Hu, CM .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :45-46
[6]   Ultra thin high quality Ta2O5 gate dielectric prepared by in-situ rapid thermal processing [J].
Luan, HF ;
Wu, BZ ;
Kang, LG ;
Kim, BY ;
Vrtis, R ;
Roberts, D ;
Kwong, DL .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :609-612
[7]  
Matsuki T., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P261, DOI 10.1109/IEDM.1999.823893
[8]  
Nakajima K., 1999, VLSI, P95
[9]  
NICOLLIAN EH, 1982, MOS METAL OXIDE SEMI, P331
[10]   THE EFFECTS OF BORON PENETRATION ON P+ POLYSILICON GATED PMOS DEVICES [J].
PFIESTER, JR ;
BAKER, FK ;
MELE, TC ;
TSENG, HH ;
TOBIN, PJ ;
HAYDEN, JD ;
MILLER, JW ;
PARRILLO, LC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (08) :1842-1851