P-channel germanium FinFET based on rapid melt growth

被引:72
作者
Feng, Jia [1 ]
Woo, Raymond
Chen, Shulu
Liu, Yaocheng
Griffin, Peter B.
Plummer, James D.
机构
[1] IBM Corp, Semicond R&D Ctr, Hopewell Jct, NY 12533 USA
[2] Stanford Univ, Dept Mat Sci & Engn, Stanford, CA 94305 USA
[3] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
FinFET; germanium; germanium-on-insulator (GeOI); rapid melt growth (RMG);
D O I
10.1109/LED.2007.899329
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-performance P-channel Ge FinFETs have been fabricated based on the rapid-melt-growth method. The fully depleted Ge FinFET has an OFF-state drain leakage current that is two orders of magnitude lower than the partially depleted one. The channel on the {110} surfaces provides an enhancement of the effective hole mobility of 60% and 28% at an effective field of 0.4 NIV/cm compared with, respectively, silicon universal hole mobility and our previous work with {100} Ge-on-insulator pMOSFETs.
引用
收藏
页码:637 / 639
页数:3
相关论文
共 21 条
[1]   Ge n-MOSFETs on lightly doped substrates with high-κ dielectric and TaN gate [J].
Bai, WP ;
Lu, N ;
Ritenour, A ;
Lee, ML ;
Antoniadis, DA ;
Kwong, DL .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (03) :175-178
[2]   Si interlayer passivation on germanium MOS capacitors with high-κ dielectric and metal gate [J].
Bai, WP ;
Lu, N ;
Kwong, DL .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (06) :378-380
[3]  
BAI WP, 2003, VLSI S, P121
[4]   Ultrathin Al2O3 and HfO2 gate dielectrics on surface-nitrided Ge [J].
Chen, JJH ;
Bojarczuk, NA ;
Shang, HL ;
Copel, M ;
Hannon, JB ;
Karasinski, J ;
Preisler, E ;
Banerjee, SK ;
Guha, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) :1441-1447
[5]  
Chui CO, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P437, DOI 10.1109/IEDM.2002.1175872
[6]   Integration of germanium-on-insulator and silicon MOSFETs on a silicon substrate [J].
Feng, Jia ;
Liu, Yaocheng ;
Griffin, Peter. B. ;
Plummer, James D. .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (11) :911-913
[7]   A folded-channel MOSFET for deep-sub-tenth micron era [J].
Hisamoto, D ;
Lee, WC ;
Kedzierski, J ;
Anderson, E ;
Takeuchi, H ;
Asano, K ;
King, TJ ;
Bokor, J ;
Hu, CM .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :1032-1034
[8]  
HUANG CH, 2003, VLSI S, P119
[9]  
Irisawa T, 2005, INT EL DEVICES MEET, P727
[10]  
KEDZIERSKI J, 2001, IEDM TECH DIG DEC