A 13-b 1.1-MHz oversampled DAC with semidigital reconstruction filtering

被引：12

作者：

Francese, PA ^{[1
]}

Ferrat, P ^{[1
]}

Huang, QT ^{[1
]}

机构：

[1] ETH, Integrated Syst Lab, CH-8092 Zurich, Switzerland

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2004年 / 39卷 / 12期

关键词：

broadband transmitter; digital-analog conversion; reconstruction filter; semidigital finite-impulse response (FIR); sigma-delta modulation; switched-capacitor (SC) filter; xDSL;

D O I：

10.1109/JSSC.2004.836238

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A digital-to-analog converter (DAC) composed of a cascaded digital EA modulator and the combination of a semi-digital/digital finite-impulse response (FIR) and an infinite-impulse response (IIR)-SC/RC filter is described. The architecture enables the analog linear reconstruction of 16 x oversampled digital signals. With the analog section implemented in CMOS 0.18-mum and the digital part programmed into a field-programmable gate array (FPGA), the modulator plus reconstruction filter achieves a peak SNR of 78 dB. The spurious-free dynamic range reaches 80 dB and stays better than 73 dB within the 1.104-MHz signal band. A missing-tone-power ratio of 70 dB, demonstrated for a signal with 15-dB peak-to-average ratio, proves that the solution is suitable for ADSL-CO transmitters.

引用

页码：2098 / 2106

页数：9

共 17 条

[1] A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering [J].

Barkin, DB ;

Lin, ACY ;

Su, DK ;

Wooley, BA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (04) :585-593

[2] A 50-MHZ MULTIBIT SIGMA-DELTA MODULATOR FOR 12-B 2-MHZ A/D CONVERSION [J].

BRANDT, BP .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :1746-1756

[3] A FAST-SETTLING CMOS OP AMP FOR SC CIRCUITS WITH 90-DB DC GAIN [J].

BULT, K ;

GEELEN, GJGM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) :1379-1384

[4] A 14-bit, 10-Msamples/s D/A converter using multibit ΣΔ modulation [J].

Falakshahi, K ;

Yang, CKK ;

Wooley, BA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :607-615

[5] A CMOS HDSL2 analog front-end [J].

Gattani, A ;

Cline, DW ;

Hurst, PJ ;

Mosinskis, PM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) :1964-1975

[6]

HUANG Q, 1992, IEEE T CIRCUITS-II, V39, P658

[7] Mixed analog/digital, FIR/IIR realization of a linear-phase lowpass filter [J].

Huang, QT .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (09) :1347-1350

[8] FINITE IMPULSE-RESPONSE SWITCHED-CAPACITOR FILTERS FOR THE DELTA-SIGMA MODULATOR D/A INTERFACE [J].

HURST, PJ ;

BROWN, JEC .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (11) :1391-1397

[9] A NOVEL CAPACITANCE ASSIGNMENT PROCEDURE FOR THE DESIGN OF SENSITIVITY-OPTIMIZED AND NOISE-OPTIMIZED SC-FILTERS [J].

KAELIN, A ;

GOETTE, J ;

GUGGENBUHL, W ;

MOSCHYTZ, GS .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (11) :1255-1268

[10] A BiCMOS analog front-end circuit for an FDM-based ADSL system [J].

Langford, DS ;

Tesch, BJ ;

Williams, BE ;

Nelson, GR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (09) :1383-1393

← 1 2 →