A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO

被引:59
作者
Heng, CH
Song, BS
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
关键词
frequency synthesizers; phase-locked loops; phase noise; Delta Sigma modulation;
D O I
10.1109/JSSC.2003.811872
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 1.8-GHZ fractional-N frequency synthesizer implemented in 0.6-mum CMOS with an on-chip multiphase voltage-contiolled oscillator (VCO) exhibits no spurs resulting from phase interpolation. The proposed architecture-randomly selects output phases of a multiphase VCO for fractional frequency division to eliminate spurious tones. Measured phase noise at 1.715 GHz is lower than -80 dBc/Hz within a 20-kHz loop bandwidth and -118 dBc/Hz at 1-MHz offset with no fractional spurs above -70 dBc/Hz. The synthesizer has a frequency resolution step,smaller than 10 Hz. The chip consumes 52 mW at 3.3 V and occupies 3.7 min x 2.9 min.
引用
收藏
页码:848 / 854
页数:7
相关论文
共 14 条
[1]  
[Anonymous], IEEE J SOLID STATE C
[2]   An agile ISM band frequency synthesizer with built-in GMSK data modulation [J].
Filiol, NM ;
Riley, TAD ;
Plett, C ;
Copeland, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (07) :998-1008
[3]   High-speed architecture for a programmable frequency divider and a dual-modulus prescaler [J].
Larsson, PO .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) :744-748
[4]   A single-chip 2.4-GHz direct-conversion CMOS receiver for wireless local loop using multiphase reduced frequency conversion technique [J].
Lee, K ;
Park, J ;
Lee, JW ;
Lee, SW ;
Huh, HK ;
Jeong, DK ;
Kim, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) :800-809
[5]  
Lee SJ, 1997, IEEE J SOLID-ST CIRC, V32, P289, DOI 10.1109/4.551926
[6]  
Norsworthy StevenR., 1997, Delta-Sigma Data Converters: Theory, Design, and Simulation
[7]   A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching [J].
Park, CH ;
Kim, O ;
Kim, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) :777-783
[8]   A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation [J].
Perrott, MH ;
Tewksbury, TL ;
Sodini, CG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :2048-2060
[9]  
RHEE W, 2000, IEEE J SOLID-ST CIRC, V37, P515
[10]  
Rhee W., 2000, IEEE J SOLID-ST CIRC, V35, P271