Low-voltage transient bipolar effect induced by dynamic floating-body charging in scaled PD/SOI MOSFET's

被引:20
作者
Pelella, MM
Fossum, JG
Suh, DW
Krishnan, S
Jenkins, KA
Hargrove, MJ
机构
[1] UNIV FLORIDA,DEPT ELECT & COMP ENGN,GAINESVILLE,FL 32611
[2] IBM CORP,THOMAS J WATSON RES CTR,YORKTOWN HTS,NY 10598
关键词
D O I
10.1109/55.491827
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An increased significance of the parasitic bipolar transistor (BJT) in scaled floating-body partially depleted SOI MOSFET's under transient conditions is described, The transient parasitic BJT effect is analyzed using both simulations and highspeed pulse measurements of pass transistors in a sub-0.25 mu m SOI technology, The transient BJT current can be significant even at low drain-source voltages, well below the device breakdown voltage, and does not scale with technology, Our analysis shows that it can be problematic in digital circuit operation, possibly causing write disturbs in SRAM's and decreased retention times for DRAM's, Proper device/circuit design, suggested by our analysis, can however control the problems.
引用
收藏
页码:196 / 198
页数:3
相关论文
共 8 条
[1]   MEASUREMENT OF I-V CURVES OF SILICON-ON-INSULATOR (SOI) MOSFETS WITHOUT SELF-HEATING [J].
JENKINS, KA ;
SUN, JYC .
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (04) :145-147
[2]   PARASITIC TRANSIENTS INDUCED BY FLOATING SUBSTRATE EFFECT AND BIPOLAR-TRANSISTOR ON SOI TECHNOLOGIES [J].
LEROUX, C ;
GAUTIER, J ;
AUBERTONHERVE, AJ ;
GIFFARD, B ;
SPALANZANI, M .
MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) :199-202
[3]  
LIM HK, 1984, IEEE T ELECTRON DEV, V31, P1251
[4]  
PELELLA MM, 1995, P IEEE INT SOI C OCT, P8
[5]   A ROOM-TEMPERATURE 0.1 MU-M CMOS ON SOI [J].
SHAHIDI, GG ;
ANDERSON, CA ;
CHAPPELL, BA ;
CHAPPELL, TI ;
COMFORT, JH ;
DAVARI, B ;
DENNARD, RH ;
FRANCH, RL ;
MCFARLAND, PA ;
NEELY, JS ;
NING, TH ;
POLCARI, MR ;
WARNOCK, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (12) :2405-2412
[6]   A PHYSICAL CHARGE-BASED MODEL FOR NON-FULLY DEPLETED SOI MOSFETS AND ITS USE IN ASSESSING FLOATING-BODY EFFECTS IN SOI CMOS CIRCUITS [J].
SUH, D ;
FOSSUM, JG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (04) :728-737
[7]  
SUH D, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P661, DOI 10.1109/IEDM.1994.383323
[8]  
YOSHIMI M, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P429, DOI 10.1109/IEDM.1994.383376