Three-level Z-source inverters using a single LC impedance network

被引:155
作者
Loh, Poh Chiang
Lim, Sok Wei
Gao, Feng
Blaabjerg, Frede
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Gen Off B, S-639798 Singapore, Singapore
[2] Aalborg Univ, Inst Energy Technol, DK-9220 Aalborg, Denmark
关键词
DC-linked cascaded inverters; neutral-point-clamped (NPC) inverters; Z-source inverters;
D O I
10.1109/TPEL.2007.892433
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Three-level Z-source inverters are recent single-stage topological solutions proposed for buck-boost energy conversion with all favorable advantages of three-level switching retained. Despite their effectiveness in achieving voltage buck-boost conversion, existing three-level Z-source inverters use two LC impedance networks and two isolated dc sources, which can significantly increase the overall system cost and require a more complex modulator for balancing the network inductive voltage boosting. Offering a number of less costly alternatives, this letter presents the design and control of two three-level Z-source inverters, whose output voltage can be stepped down or up using only a single LC impedance network connected between the dc input source and either a neutral-point-clamped (NPC) or dc-link cascaded inverter circuitry. Through careful design of their modulation scheme, both inverters can function with the minimum of six device commutations per half carrier cycle (similar to that needed by a traditional buck three-level NPC inverter), while producing the correct volt-sec average and inductive voltage boosting at their ac output terminals. Physically, the designed modulation scheme can conveniently be implemented using a generic "alternative phase opposition disposition" carrier-based modulator with the appropriate triplen offset and time advance/delay added. The designed inverters, having a reduced passive component count, are lastly tested in simulation and experimentally using a laboratory prototype with the captured results presented in a later section of the letter.
引用
收藏
页码:706 / 711
页数:6
相关论文
共 10 条
[1]  
[Anonymous], 2003, PULSE WIDTH MODULATI
[2]  
Carrara G., 1992, IEEE Transactions on Power Electronics, V7, P497, DOI 10.1109/63.145137
[3]  
Li YW, 2006, IEEE POWER ELECTRON, P1326
[4]  
Loh PC, 2006, APPL POWER ELECT CO, P431
[5]   Reduced common-mode modulation strategies for cascaded multilevel inverters [J].
Loh, PC ;
Holmes, DG ;
Fukuta, Y ;
Lipo, TA .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2003, 39 (05) :1386-1395
[6]   Optimized space vector switching sequences for multilevel inverters [J].
McGrath, BP ;
Holmes, DG ;
Lipo, T .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (06) :1293-1301
[7]   Z-source inverter [J].
Peng, FZ .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2003, 39 (02) :504-510
[8]   Analysis of common mode Voltage - "Neutral shift" in medium voltage PWM adjustable speed drive (MV-ASD) systems [J].
Rendusara, DA ;
Cengelci, E ;
Enjeti, PN ;
Stefanovic, VR ;
Gray, JW .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (06) :1124-1133
[9]   A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications [J].
Teichmann, R ;
Bernet, S .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2005, 41 (03) :855-865
[10]   A three-level MOSFET inverter for low-power drives [J].
Welchko, BA ;
Corrêa, MBD ;
Lipo, TA .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2004, 51 (03) :669-674