Low cost concurrent error detection based on module weight-based codes

被引:28
作者
Das, D [1 ]
Touba, NA
Seuring, M
Gössel, M
机构
[1] Univ Texas, Dept Elect & Comp Engn, Comp Engn Res Ctr, Austin, TX 78712 USA
[2] Univ Potsdam, Dept Comp Sci, Fault Tolerant Comp Grp, D-14415 Potsdam, Germany
来源
6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS | 2000年
关键词
D O I
10.1109/OLT.2000.856633
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper explains the concept of "modulo weight-based codes" and presents an efficient scheme for concurrent error detection of arbitrary multilevel circuits based on these codes. it is shown that in most cases modulo weight-based codes can achieve high fault detection capabilities of around 99% with just three check bits and without constraining the circuit structure. Module weight-based codes present a way of exploiting the circuit structure to increase fault detection capability. An optimum choice of Ir eights for the code can be made using information about the circuit structure. The paper presents an efficient algorithm to achieve the weight assignment based on simple estimates of the probabilities of the existence of sensitized paths front the signal line to the circuit outputs. Finally, a self-checking checker design is presented for the proposed modulo weight-based codes.
引用
收藏
页码:171 / 176
页数:6
相关论文
共 10 条
  • [1] BOSE B, 1985, IEEE T COMPUT, V34, P1026, DOI 10.1109/TC.1985.1676535
  • [2] Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes
    Das, D
    Touba, NA
    [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 309 - 315
  • [3] Das D, 1999, IEEE VLSI TEST SYMP, P370, DOI 10.1109/VTEST.1999.766691
  • [4] De K., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P186, DOI 10.1109/92.285745
  • [5] DESIGN AND SYNTHESIS OF SELF-CHECKING VLSI CIRCUITS
    JHA, NK
    WANG, SJ
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (06) : 878 - 887
  • [6] On-line testing for VLSI: state of the art and trends
    Nicolaidis, M
    [J]. INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) : 197 - 209
  • [7] A new design method for self-checking unidirectional combinational circuits
    Saposhnikov, VV
    Morosov, A
    Saposhnikov, VV
    Gossel, M
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (1-2): : 41 - 53
  • [8] SCHUMER PD, 1995, INTRO NUMBER THEORY, pCH2
  • [9] A structural approach for space compaction for concurrent checking and BIST
    Seuring, M
    Gossel, M
    Sogomonyan, E
    [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 354 - 361
  • [10] Logic synthesis of multilevel circuits with concurrent error detection
    Touba, NA
    McCluskey, EJ
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) : 783 - 789