A 2.4-GHz dual-mode 0.1 8-pm CMOS transceiver for Bluetooth and 802.11b

被引:31
作者
Cho, TB [1 ]
Kang, D
Heng, CH
Song, BS
机构
[1] Chrontel Inc, San Jose, CA 95131 USA
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
[3] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
关键词
Bluetooth; complex filter; dual mode; IEEE; 802.11b; RF tranceivers; wireless LAN;
D O I
10.1109/JSSC.2004.835835
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-level integration of the Bluetooth and 802.11b WLAN radio systems in the 2.4-GHz ISM band is demonstrated in scaled CMOS. A dual-mode RF transceiver IC implements all transmit and receive functions including the low-noise amplifier (LNA), 0-dBm power amplifier, up/down mixers, synthesizers, channel filtering, and limiting/automatic gain control for both standards in a single chip without doubling the required silicon area to reduce the combined system cost. This is achieved by sharing the frequency up/down conversion circuits in the RF section and performing the required baseband channel filtering and gain functions with just one set of reconfigurable channel filter and amplifier for both modes. A chip implemented in 0.18-mum CMOS occupies 4 x 4 mm(2) including pad and consumes 60 and 40 mA for RX and TX modes, respectively. The dual-mode receiver exhibits -80-dBm sensitivity at 0.1% BER in Bluetooth mode and at 12-dB SNR in WLAN mode.
引用
收藏
页码:1916 / 1926
页数:11
相关论文
共 24 条
[11]   A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO [J].
Heng, CH ;
Song, BS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) :848-854
[12]  
Ishikuro H, 2003, ISSCC DIG TECH PAP I, V46, P94
[13]  
Kluge W, 2003, ISSCC DIG TECH PAP I, V46, P360
[14]  
Park CH, 2003, ISSCC DIG TECH PAP I, V46, P96
[15]   A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation [J].
Perrott, MH ;
Tewksbury, TL ;
Sodini, CG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :2048-2060
[16]   A 2.4-GHz CMOS receiver for IEEE 802.11 wireless LAN's [J].
Razavi, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (10) :1382-1385
[17]  
Rhee W., 2000, IEEE J SOLID-ST CIRC, V35, P271
[18]   DELTA-SIGMA-MODULATION IN FRACTIONAL-N FREQUENCY-SYNTHESIS [J].
RILEY, TAD ;
COPELAND, MA ;
KWASNIEWSKI, TA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (05) :553-559
[19]  
ROFOUGARAN A, 1996, INT SOL STAT CIRC C, P316
[20]   A 2MHz GFSK IQ receiver for bluetooth with DC-tolerant bit slicer [J].
Song, BS ;
Cho, T ;
Kang, D ;
Dow, S .
PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, :431-434