A new digital control algorithm to achieve optimal dynamic performance in DC-to-DC converters

被引：181

作者：

Feng, Guang

Meyer, Eric

Liu, Yan-Fei

机构：

[1] Argonne Natl Lab, Argonne, IL 60439 USA

[2] Queens Univ, Dept Elect & Comp Engn, Queens Power Grp, Kingston, ON K7L 3N6, Canada

来源：

IEEE TRANSACTIONS ON POWER ELECTRONICS | 2007年 / 22卷 / 04期

关键词：

capacitor charge balance; digital control; load transient response; proportional-integral-derivative (PID) controller; switching power supply;

D O I：

10.1109/TPEL.2007.900605

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a new control algorithm is proposed to achieve optimal dynamic performance for de-to-dc converters under a load current change and for a given set of circuit parameters, such as the output inductor, output capacitor, switching frequency input voltage, and output voltage. Using the concept of capacitor charge balance, the proposed algorithm predicts the optimal transient response for a dc-to-dc converter during a large signal load current change. During steady state operation, conventional current mode proportional-integral-derivative (PID) is used. During large signal transient conditions, the new control algorithm takes over. The equations needed to calculate the transient time and the required duty cycle series are presented. By using the proposed algorithm, the optimal transient performance, including the smallest output voltage overshoot/undershoot and the shortest recovery time, is achieved. In addition, since the large signal dynamic response of the power converter is successfully predicted, the large signal stability is guaranteed. Experimental results show that the proposed method produces superior dynamic performance over a conventional current mode PID controller.

引用

页码：1489 / 1498

页数：10

共 14 条

[1]

Arbetter B, 1998, APPL POWER ELECT CO, P156, DOI 10.1109/APEC.1998.647685

[2] Linear-non-linear control applied in multiphase VRM [J].

Barrado, A ;

Quintero, J ;

Lázaro, A ;

Fernández, C ;

Zumel, P ;

Olías, E .

2005 IEEE 36TH POWER ELECTRONIC SPECIALISTS CONFERENCE (PESC), VOLS 1-3, 2005, :904-909

[3] Digital controller design for switchmode power converters [J].

Duan, Y ;

Jin, H .

APEC'99: FOURTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, CONFERENCE PROCEEDINGS, VOLS 1 & 2, 1999, :967-973

[4]

GUO L, 2002, P IEEE 17 ANN APPL P, V1, P381

[5]

KANEMARU S, 1998, P IEEE 35 ANN POW EL, V1, P309

[6]

Miftakhutdinov R, 2001, IEEE POWER ELECTRON, P1714, DOI 10.1109/PESC.2001.954366

[7] FPGA implementation of digital controller for DC-DC buck converter [J].

Milanovic, M ;

Truntic, M ;

Slibar, P .

Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, :439-443

[8] High-frequency digital PWM controller IC for DC-DC converters [J].

Patella, BJ ;

Prodic, A ;

Zirger, A ;

Maksimovic, D .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :438-446

[9] Architecture and IC implementation of a digital VRM controller [J].

Peterchev, AV ;

Xiao, JW ;

Sanders, SR .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :356-364

[10]

Song C., 2005, P IEEE 20 ANN APPL P, V1, P276

← 1 2 →