Swarm intelligence-based approach for optimal design of CMOS differential amplifier and comparator circuit using a hybrid salp swarm algorithm

被引:43
作者
Asaithambi, Sasikumar [1 ]
Rajappa, Muthaiah [2 ]
机构
[1] SASTRA Deemed Univ, Sch Comp, VLSI Design Lab, TIFAC CORE, Thanjavur 613401, Tamil Nadu, India
[2] SASTRA Deemed Univ, Sch Comp, Informat & Commun Technol, Thanjavur 613401, Tamil Nadu, India
关键词
ANALOG CIRCUITS; INTEGRATED-CIRCUITS; OPTIMIZATION; SYSTEM;
D O I
10.1063/1.5020999
中图分类号
TH7 [仪器、仪表];
学科分类号
080401 [精密仪器及机械];
摘要
In this paper, an automatic design method based on a swarm intelligence approach for CMOS analog integrated circuit (IC) design is presented. The hybrid meta-heuristics optimization technique, namely, the salp swarm algorithm (SSA), is applied to the optimal sizing of a CMOS differential amplifier and the comparator circuit. SSA is a nature-inspired optimization algorithm which mimics the navigating and hunting behavior of salp. The hybrid SSA is applied to optimize the circuit design parameters and to minimize the MOS transistor sizes. The proposed swarm intelligence approach was successfully implemented for an automatic design and optimization of CMOS analog ICs using Generic Process Design Kit (GPDK) 180 nm technology. The circuit design parameters and design specifications are validated through a simulation program for integrated circuit emphasis simulator. To investigate the efficiency of the proposed approach, comparisons have been carried out with other simulation-based circuit design methods. The performances of hybrid SSA based CMOS analog IC designs are better than the previously reported studies. (C) 2018 Author(s).
引用
收藏
页数:8
相关论文
共 27 条
[1]
Allen P.E., 2012, CMOS Analog Circuit Design
[2]
Bachir B., 2012, Electrical and Electronic Engineering, V2, P230, DOI 10.5923/j.eee.20120204.09
[3]
Analog circuits optimization based on evolutionary computation techniques [J].
Barros, Manuel ;
Guilherme, Jorge ;
Horta, Nuno .
INTEGRATION-THE VLSI JOURNAL, 2010, 43 (01) :136-155
[4]
Benhala Bachir, 2016, International Journal of Circuits, Systems and Signal Processing, V10, P126
[5]
A synthesis system for analog circuits based on evolutionary search and topological reuse [J].
Dastidar, TR ;
Chakrabarti, PP ;
Ray, P .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2005, 9 (02) :211-224
[6]
Optimal selection of components value for analog active filter design using simplex particle swarm optimization [J].
De, Bishnu Prasad ;
Kar, R. ;
Mandal, D. ;
Ghoshal, S. P. .
INTERNATIONAL JOURNAL OF MACHINE LEARNING AND CYBERNETICS, 2015, 6 (04) :621-636
[7]
An enhanced optimization kernel for analog IC design automation using the shrinking circles technique [J].
Dehbashian, Maryam ;
Maymandi-Nejad, Mohammad .
ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2017, 58 :62-78
[8]
Analog circuit sizing using local biasing [J].
Djordjevic, Srdjan Dragomira .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 93 (02) :299-308
[9]
El Dor A, 2016, J ELECTR SYST, V12, P612
[10]
Analog circuit design optimization through the particle swarm optimization technique [J].
Fakhfakh, Mourad ;
Cooren, Yann ;
Sallem, Amin ;
Loulou, Mourad ;
Siarry, Patrick .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (01) :71-82