The electroless copper plating of small via holes

被引:14
作者
Abe, S
Ohkubo, M
Fujinami, T
Honma, H
机构
[1] Kanto Gakuin Univ, Grad Sch, Kanazawa Ku, Yokohama, Kanagawa 236, Japan
[2] Kanto Gakuin Univ, Fac Engn, Kanazawa Ku, Yokohama, Kanagawa 236, Japan
来源
TRANSACTIONS OF THE INSTITUTE OF METAL FINISHING | 1998年 / 76卷
关键词
electroless copper plating; via hole; via filling; uniform deposition; high aspect ratio;
D O I
10.1080/00202967.1998.11871183
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The Build-up method is becoming an important process with the increase in electric wiring density and miniaturization of the hole diameter. Preparation and circulation of plating solutions become difficult in the via hole with reduction of the hole diameter, so that uniformity of deposits decreases and this leads to lowering the electric reliability between each layer. Therefore the uniformity of electroless copper plating was investigated using small via holes (20-100 mu m phi, 30-230 mu m depth) prepared on the wiring board Uniform deposits were obtained by changing the parameters related to the deposition characteristics. The possibility of via filling by the electroless copper was also investigated.
引用
收藏
页码:12 / 15
页数:4
相关论文
共 4 条
[1]  
Darken J., 1990, PRINT CIRC WORLD CON
[2]   ELECTROLESS COPPER DEPOSITION PROCESS USING GLYOXYLIC-ACID AS A REDUCING AGENT [J].
HONMA, H ;
KOBAYASHI, T .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1994, 141 (03) :730-733
[3]   SELECTIVE ELECTROLESS METAL-DEPOSITION FOR INTEGRATED-CIRCUIT FABRICATION [J].
TING, CH ;
PAUNOVIC, M .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (02) :456-462
[4]   SELECTIVE ELECTROLESS METAL-DEPOSITION FOR VIA HOLE FILLING IN VLSI MULTILEVEL INTERCONNECTION STRUCTURES [J].
TING, CH ;
PAUNOVIC, M ;
PAI, PL ;
CHIU, G .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (02) :462-466