共 70 条
[1]
Bit-level pipelined digit-serial array processors
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
1998, 45 (07)
:857-868
[2]
ANDREOU AG, 1994, ANALOG VLSI SIGNAL I, pCH8
[3]
Worst case analysis of weight inaccuracy effects in multilayer perceptrons
[J].
IEEE TRANSACTIONS ON NEURAL NETWORKS,
1999, 10 (02)
:415-418
[4]
ASHENDEN PJ, VHDL COOKBOOK
[6]
BOHANEN K, 2000, IEEE T CIRCUITS SYST, V47, P416
[7]
Realization of the CMOS pulsewidth-modulation (PWM) neural network with on-chip learning
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
1998, 45 (01)
:96-107
[8]
CAUWENBERGHS G, KLUWER INT SERIES EN, V512