Implementation issues of neuro-fuzzy hardware: Going toward HW/SW codesign

被引:67
作者
Reyneri, LM [1 ]
机构
[1] Politecn Torino, Dipartimento Elettron, I-10129 Turin, Italy
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 2003年 / 14卷 / 01期
关键词
fuzzy systems; HW/SW codesign; neural hardware; neural networks;
D O I
10.1109/TNN.2002.806955
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an annotated overview of existing hardware implementations of artificial neural and fuzzy systems and points out limitations, advantages, and drawbacks of analog, digital, pulse stream (spiking), and other implementation techniques. We analyze hardware performance parameters and tradeoffs, and the bottlenecks which are intrinsic in several implementation methodologies. The constraints posed by hardware technologies onto algorithms and performance are also described. The results of the analyses proposed lead to the use of hardware/software codesign, as a means of exploiting the best from both hardware and software techniques. Hardware/software codesign appears, at present, the most promising research area concerning the implementation of neuro-fuzzy systems (not including bioinspired systems, which are out of the scope of this work), as it allows the fast design of complex systems with the highest performance/cost ratio.
引用
收藏
页码:176 / 194
页数:19
相关论文
共 70 条
[1]   Bit-level pipelined digit-serial array processors [J].
Aggoun, A ;
Ibrahim, MK ;
Ashur, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (07) :857-868
[2]  
ANDREOU AG, 1994, ANALOG VLSI SIGNAL I, pCH8
[3]   Worst case analysis of weight inaccuracy effects in multilayer perceptrons [J].
Anguita, D ;
Ridella, S ;
Rovetta, S .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1999, 10 (02) :415-418
[4]  
ASHENDEN PJ, VHDL COOKBOOK
[5]   Point-to-point connectivity between neuromorphic chips using address events [J].
Boahen, KA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (05) :416-434
[6]  
BOHANEN K, 2000, IEEE T CIRCUITS SYST, V47, P416
[7]   Realization of the CMOS pulsewidth-modulation (PWM) neural network with on-chip learning [J].
Bor, JC ;
Wu, AY .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (01) :96-107
[8]  
CAUWENBERGHS G, KLUWER INT SERIES EN, V512
[9]   A PULSE STREAM SYSTEM FOR LOW-POWER NEURO-FUZZY COMPUTATION [J].
CHIABERGE, M ;
SOLOGUREN, EM ;
REYNERI, LM .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1995, 42 (11) :946-954
[10]   CINTIA - A NEURO-FUZZY REAL-TIME CONTROLLER FOR LOW-POWER EMBEDDED SYSTEMS [J].
CHIABERGE, M ;
REYNERI, LM .
IEEE MICRO, 1995, 15 (03) :40-47