NOVEL INSITU DOPED POLYSILICON EMITTER PROCESS WITH BURIED DIFFUSION SOURCE (BDS)

被引:14
作者
BURGHARTZ, JN
MEGDANIS, AC
CRESSLER, JD
SUN, JYC
STANIS, CL
COMFORT, JH
JENKINS, KA
CARDONE, F
机构
[1] IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights
关键词
Semiconducting Films - Semiconducting Silicon--Applications;
D O I
10.1109/55.116953
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An in-situ doped polysilicon emitter process for very shallow and narrow emitter formation and minimum emitter resistance is presented. An in-situ doped film has been imbedded between two undoped poly spacer layers as a buried diffusion source (BDS) to reduce the emitter resistance and to form a high-quality poly/monosilicon interface. Transistors with an emitter area of 0.25 x 0.25-mu-m2 and with nearly ideal I-V characteristics were fabricated. A very high cutoff frequency of 53 GHz and a minimum ECL gate delay of 26 ps have been achieved using BDS-poly emitter transistors with an emitter area of 0.35 x 4.0-mu-m2.
引用
收藏
页码:679 / 681
页数:3
相关论文
共 7 条
[1]   INSITU ARSENIC-DOPED POLYSILICON FOR VLSI APPLICATIONS [J].
ARIENZO, M ;
MEGDANIS, AC ;
SACKLES, PE ;
MICHEL, AE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (10) :1535-1538
[2]  
Burghartz J. N., 1990, International Electron Devices Meeting 1990. Technical Digest (Cat. No.90CH2865-4), P297, DOI 10.1109/IEDM.1990.237171
[3]  
BURGHARTZ JN, 1990 S VLSI TECHN, P55
[4]  
CUNNINGHAM B, 1990, COMMUNICATION
[5]   METHOD FOR DETERMINING THE EMITTER AND BASE SERIES RESISTANCES OF BIPOLAR-TRANSISTORS [J].
NING, TH ;
TANG, DD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (04) :409-412
[6]  
TAKAGI M, 1973, J JAPAN SOC APPL PHY, V42, P101
[7]   EMITTER RESISTANCE AND PERFORMANCE TRADEOFF OF SUBMICROMETER SELF-ALIGNED DOUBLE-POLYSILICON BIPOLAR-DEVICES [J].
YAMAGUCHI, T ;
YU, YCS ;
DROBNY, VF ;
WITKOWSKI, AM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) :2397-2405