SILICON-ON-INSULATOR DEVICES FOR HIGH-VOLTAGE AND POWER IC APPLICATIONS

被引:61
作者
ARNOLD, E
机构
[1] Philips Laboratorie, Philips Electronics North America Corporation
关键词
D O I
10.1149/1.2055040
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Silicon-on-insulator (SOI) technology based on wafer bonding promises to deliver significant performance advantages and cost reduction over the existing bulk silicon technologies used for making power integrated circuits. A review is presented of the fundamental considerations that arise in the study of SOI devices for high-voltage applications. Significant device design parameters, such as the off-state breakdown voltage, on-state specific resistance, thermal dissipation, packing density, and manufacturability are discussed in the context of the applicable device physics and SOI material requirements. Several possible approaches for achieving high breakdown voltages in SOI devices are described. The advantages and limitations of each approach are discussed and illustrated with some recent results on experimental devices.
引用
收藏
页码:1983 / 1988
页数:6
相关论文
共 31 条
[1]  
ABE T, 1990, ELECTROCHEMICAL SOC, P61
[2]  
AMATO M, 1989, PHILIPS TECH REV, V44, P310
[3]   A 100-V LATERAL DMOS TRANSISTOR WITH A 0.3-MICROMETER CHANNEL IN A 1-MICROMETER SILICON-FILM-ON-INSULATOR-ON-SILICON [J].
APEL, U ;
GRAF, HG ;
HARENDT, C ;
HOFFLINGER, B ;
IFSTROM, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (07) :1655-1659
[4]  
APPELS JA, 1979, IEDM, P238
[5]  
ARNOLD E, 1992, 4TH P INT S POW SEM, P242
[6]  
ARNOLD EP, IN PRESS
[7]  
BALIGA BJ, 1987, MODERN POWER DEVICES, pCH6
[8]   INCREASED JUNCTION BREAKDOWN VOLTAGES IN SILICON-ON-INSULATOR DIODES [J].
CHEN, HS ;
LI, SS ;
FOX, RM ;
KRULL, WA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (03) :488-492
[9]  
COLINGE JP, 1991, SILICON INSULATOR TE, P94
[10]  
DISNEY D, 1992, 4TH P INT S POW DEV, P48