AN APPROACH TO CROSSTALK EFFECT ANALYSIS AND AVOIDANCE TECHNIQUES IN DIGITAL CMOS VLSI CIRCUITS

被引:17
作者
ANGLADA, R
RUBIO, A
机构
关键词
D O I
10.1080/00207218808945198
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:9 / 17
页数:9
相关论文
共 8 条
[1]   POWER INTEGRATED-CIRCUITS - A BRIEF OVERVIEW [J].
BALIGA, BJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (12) :1936-1939
[2]  
COLE BC, 1987, ELECTRONICS APR, P81
[3]  
MUKHERJEE A, 1986, INTRO NMOS CMOS VLSI
[4]  
NING ZQ, 1987, IEEE T ELECTRON DEV, V34, P644, DOI 10.1109/T-ED.1987.22975
[5]  
Ott H.W., 1976, NOISE REDUCTION TECH
[6]   ON THE PARASITIC CAPACITANCES OF MULTILEVEL PARALLEL METALLIZATION LINES [J].
TAYLOR, CD ;
ELKHOURI, GN ;
WADE, TE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) :2408-2414
[7]   ANALYSIS AND MODELING OF MULTILEVEL PARALLEL AND CROSSING INTERCONNECTION LINES [J].
TRIPATHI, VK ;
BUCOLO, RJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (03) :650-658
[8]  
TRIPATHI VK, 1984, 34TH P EL COMP C NEW