BEHAVIOR ANALYSIS OF CMOS DEUTERIUM FLIP-FLOPS

被引：12

作者：

CHAO, HJ

JOHNSTON, CA

机构：

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 05期

关键词：

D O I：

10.1109/JSSC.1989.572637

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1454 / 1458

页数：5

共 10 条

[1]

CHAO HJ, 1988, IEEE J SOLID-ST CIRC, V23, P131

[2]

DAY C, 1987, MAR P INT SWIT S PHO

[3] NORA - A RACEFREE DYNAMIC CMOS TECHNIQUE FOR PIPELINED LOGIC STRUCTURES [J].

GONCALVES, NF ;

DEMAN, HJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (03) :261-266

[4] A 256-CHANNEL C-2 MOS LSI TIME SWITCH USING SHIFT-REGISTER PIPELINE MULTIPLEXER [J].

HATANO, H ;

DOI, K ;

IWAMURA, J .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (02) :251-254

[5]

JUMP JR, 1978, IEEE T COMPUT, V27, P855, DOI 10.1109/TC.1978.1675205

[6] NOVEL CMOS LATCH WITH CLOCK HYSTERESIS [J].

ORTON, DWR .

ELECTRONICS LETTERS, 1987, 23 (23) :1221-1222

[7]

Rubinstein J., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P202, DOI 10.1109/TCAD.1983.1270037

[8] NOVEL SWITCHED LOGIC CMOS LATCH BUILDING BLOCK [J].

SPAANENBURG, L ;

POLLOK, W ;

VERMEULEN, W .

ELECTRONICS LETTERS, 1985, 21 (09) :398-399

[9] CLOCKED CMOS CALCULATOR CIRCUITRY [J].

SUZUKI, Y ;

ODAGAWA, K ;

ABE, T .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1973, SC-8 (06) :462-469

[10] A TRUE SINGLE-PHASE-CLOCK DYNAMIC CMOS CIRCUIT TECHNIQUE [J].

YUAN, JR ;

KARLSSON, I ;

SVENSSON, C .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) :899-901

← 1 →