TFSOI COMPLEMENTARY BICMOS TECHNOLOGY FOR LOW-POWER APPLICATIONS

A Thin-Film-Silicon-On-Insulator Complementary BICMOS (TFSOI CBiCMOS) technology has been developed for low power applications, The technology is based on a manufacturable, near-fully-depleted 0.5 mu m CMOS process with the lateral bipolar devices integrated as drop-in modules for CBiCMOS circuits, The near-fully-depleted CMOS device design minimizes sensitivity to silicon thickness variation while maintaining the benefits of SOI devices, The bipolar device structure emphasizes use of a silicided polysilicon base contact to reduce base resistance and minimize current crowding effects, A split-oxide spacer integration allows independent control of the bipolar base width and emitter contact spacing, Excellent low power performance is demonstrated through low current ECL and low voltage, low power CMOS circuits, A 70 ps ECL gate delay at a gate current of 20 mu A is achieved, This represents a factor of 3 improvement over bulk trench-isolated double-polysilicon self-aligned bipolar circuits, Similarly, CMOS gate delay shows a factor of 2 improvement over bulk silicon at a power supply voltage of 3.3 V, Finally, a 460 mu W 1 GHz prescaler circuit is demonstrated using this technology,