A TESTABILITY STRATEGY FOR MULTIPROCESSOR ARCHITECTURE

被引：5

作者：

CATTHOOR, F

VANSAS, J

INZE, L

DEMAN, H

机构：

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1989年 / 6卷 / 02期

关键词：

D O I：

10.1109/54.19132

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：18 / 34

页数：17

共 27 条

[1]

ABADIR M, 1985, IEEE DESIGN TEST COM, V2

[2]

AGRAWAL P, 1984, DEC P INT C COMP SYS

[3] MACRO TESTING - UNIFYING IC AND BOARD TEST [J].

BEENKER, FPM ;

VANEERDEWIJK, KJE ;

GERRITSEN, RBW ;

PEACOCK, FN ;

VANDERSTAR, M .

IEEE DESIGN & TEST OF COMPUTERS, 1986, 3 (06) :26-32

[4]

Breuer M. A., 1976, DIAGNOSIS RELIABLE D

[5] ARCHITECTURAL STRATEGIES FOR AN APPLICATION-SPECIFIC SYNCHRONOUS MULTIPROCESSOR ENVIRONMENT [J].

CATTHOOR, F ;

RABAEY, J ;

GOOSSENS, G ;

VANMEERBERGEN, JL ;

JAIN, R ;

DEMAN, HJ ;

VANDEWALLE, J .

IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1988, 36 (02) :265-284

[6]

CATTHOOR F, 1987, THESIS K U LEUVEN BE

[7]

CATTHOOR F, 1986, TESTABILITY STRATEGI

[8]

CHENG WT, 1985, P IEEE INT C COMP AI, P71

[9] CATHEDRAL-II: A SILICON COMPILER FOR DIGITAL SIGNAL PROCESSING. [J].

De Man, Hugo ;

Rabaey, Jab ;

Six, P. ;

Claesen, Luc J.M. .

IEEE Design and Test of Computers, 1986, 3 (06) :13-25

[10] C-TESTABILITY OF TWO-DIMENSIONAL ITERATIVE ARRAYS [J].

ELHUNI, H ;

VERGIS, A ;

KINNEY, L .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (04) :573-581

← 1 2 3 →