A WAFER-SCALE DIGITAL INTEGRATOR USING RESTRUCTURABLE VSLI

被引：28

作者：

RAFFEL, JI

ANDERSON, AH

CHAPMAN, GH

KONKLE, KH

MATHUR, B

SOARES, AM

WYATT, PW

机构：

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1985年 / 32卷 / 02期

关键词：

D O I：

10.1109/T-ED.1985.21966

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：479 / 486

页数：8

共 24 条

[1] WAFER-SCALE INTEGRATION - FAULT-TOLERANT PROCEDURE [J].

AUBUSSON, RC ;

CATT, I .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (03) :339-344

[2]

CALHOUN DF, 1973, P ELECTRONIC COMPONE, P7

[3]

CHAPMAN GH, 1982, OSA IEEE C LASERS EL, P60

[4]

CHAPMAN GH, 1984, JUN IEEE CLEO 84 AN

[5]

COHEN C, 1984, ELECTRONICS JAN, P77

[6]

EGAWA Y, 1979, ISSCC 79, P18

[7] LASER MICROCHEMICAL TECHNIQUES FOR REVERSIBLE RESTRUCTURING OF GATE-ARRAY PROTOTYPE CIRCUITS [J].

EHRLICH, DJ ;

TSAO, JY ;

SILVERSMITH, DJ ;

SEDLACEK, JHC ;

MOUNTAIN, RW ;

GRABER, WS .

IEEE ELECTRON DEVICE LETTERS, 1984, 5 (02) :32-35

[8]

GARVERICK SL, 1983, P IEEE CUSTOM INTEGR, P244

[9]

Greene J. W., 1983, Third Caltech Conference on Very Large Scale Integration, P165

[10]

HEDLUND KS, 1982, IEEE P INT C PARALLE, P262

← 1 2 3 →