GATE ELECTRODE RC DELAY EFFECTS IN VLSIS

被引:5
作者
SAKURAI, T
IIZUKA, T
机构
关键词
D O I
10.1109/T-ED.1985.21951
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:370 / 374
页数:5
相关论文
共 9 条
[1]  
ANAMI K, 1983, IECE JAPAN J C, V66, P646
[2]  
LIN HC, 1975, IEEE T ELECTRON DEV, VED22, P255
[3]  
NAGEL LW, 1975, ERLM520 U C MEM
[5]   SIMPLE FORMULAS FOR TWO-DIMENSIONAL AND 3-DIMENSIONAL CAPACITANCES [J].
SAKURAI, T ;
TAMARU, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (02) :183-185
[6]   APPROXIMATION OF WIRING DELAY IN MOSFET LSI [J].
SAKURAI, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (04) :418-426
[7]  
SAKURAI T, 1984, IEEE J SOLID STATE C, V19
[8]  
SAKURAI T, 1982, IECE JAPAN SSD, V82, P15
[9]  
SAKURAI T, 1983, 15TH P C SOL STAT DE, P269