DICHLOROSILANE EFFECTS ON LOW-TEMPERATURE SELECTIVE SILICON EPITAXY

被引:30
作者
LOU, JC [1 ]
GALEWSKI, C [1 ]
OLDHAM, WG [1 ]
机构
[1] UNIV CALIF BERKELEY,ELECTR RES LAB,BERKELEY,CA 94720
关键词
D O I
10.1063/1.104444
中图分类号
O59 [应用物理学];
学科分类号
摘要
Low-temperature selective silicon epitaxial growth using a dichlorosilane-hydrogen mixture in a low-pressure chemical vapor deposition hot-wall reactor has been studied. A simple HF vapor treatment effectively removes surface oxides and passivates the Si surface prior to reactor loading. The addition of a small concentration of dichlorosilane to the H-2 ambient during the prebake at a temperature of 900-degrees-C improves selective epitaxial quality both by maintaining an oxide-free surface, and by suppressing undercut of oxide-covered regions. With these process improvement defect-free, selectively overgrown Si epitaxial layers are achieved at deposition temperatures between 800 and 850-degrees-C.
引用
收藏
页码:59 / 61
页数:3
相关论文
共 6 条
[1]  
ARCHER VD, 1982, J ELECTROCHEM SOC, V129, P1300
[2]  
BORLAND J, 1987, 10TH P INT C CHEM VA, P275
[3]  
Bronner G. B., 1988, 1988 Symposium on VLSI Technology. Digest of Technical Papers, P21
[4]   SILICON-WAFER PREPARATION FOR LOW-TEMPERATURE SELECTIVE EPITAXIAL-GROWTH [J].
GALEWSKI, C ;
LOU, JC ;
OLDHAM, WG .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1990, 3 (03) :93-98
[5]   1/4-MUM CMOS ISOLATION TECHNIQUE USING SELECTIVE EPITAXY [J].
KASAI, N ;
ENDO, N ;
ISHITANI, A ;
KITAJIMA, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (06) :1331-1336
[6]  
KERN W, 1970, RCA REV, V31, P187