共 7 条
[1]
ON FINDING A NEARLY MINIMAL SET OF FAULT DETECTION TESTS FOR COMBINATIONAL LOGIC NETS
[J].
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS,
1966, EC15 (01)
:66-+
[2]
EICHELBERG EB, 1964, 5 P S SWITCH CIRC TH
[3]
EICHELBERG EB, 1965, IBM J RES DEV, V9
[4]
TECHNIQUES FOR DIAGNOSIS OF SWITCHING CIRCUIT FAILURES
[J].
IEEE TRANSACTIONS ON COMMUNICATION AND ELECTRONICS,
1964, 83 (74)
:509-&
[6]
MCCLUSKEY EJ, 1962, REDUNDANCY TECHNIQUE, P9
[7]
POAGE JF, 1963, THESIS PRINCETON U