11.4 GBIT/S SILICON BIPOLAR MULTIPLEXER IC EMPLOYING 2-MU-M LITHOGRAPHY TRANSISTORS

被引：9

作者：

SCHREIBER, HU

ALBERS, JN

BOSCH, BG

机构：

来源：

ELECTRONICS LETTERS | 1989年 / 25卷 / 25期

关键词：

D O I：

10.1049/el:19891126

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：1684 / 1685

页数：2

相关论文

共 6 条

[1]

BAGHERI M, 1989, IEEE BIPOLAR CIRCUIT

[2] 5-GBIT/S SI INTEGRATED REGENERATIVE DEMULTIPLEXER AND DECISION CIRCUIT [J].

CLAWIN, D ;

LANGMANN, U ;

SCHREIBER, HU .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) :385-389

[3] A 4-1 TIME-DIVISION MULTIPLEXER IC FOR BIT RATES UP TO 6 GBIT/S BASED ON A STANDARD BIPOLAR TECHNOLOGY [J].

REIMANN, R ;

REIN, HM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) :785-789

[4] MULTI-GIGABIT-PER-SECOND SILICON BIPOLAR ICS FOR FUTURE OPTICAL-FIBER TRANSMISSION-SYSTEMS [J].

REIN, HM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) :664-675

[5] A SIMPLE SELF-ALIGNED SI BIPOLAR-TRANSISTOR FOR HIGH-SPEED INTEGRATED-CIRCUITS [J].

SCHREIBER, HU .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (06) :1212-1213

[6]

WEGER P, 1989, ISSCC DIG TECH PAPER, P222