A SIMPLE SELF-ALIGNED SI BIPOLAR-TRANSISTOR FOR HIGH-SPEED INTEGRATED-CIRCUITS

被引：7

作者：

SCHREIBER, HU

机构：

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1989年 / 36卷 / 06期

关键词：

D O I：

10.1109/16.24370

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：1212 / 1213

页数：2

相关论文

共 6 条

[1] 5-GBIT/S SI INTEGRATED REGENERATIVE DEMULTIPLEXER AND DECISION CIRCUIT [J].

CLAWIN, D ;

LANGMANN, U ;

SCHREIBER, HU .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) :385-389

[2] A 30-PS SI BIPOLAR IC USING SUPER SELF-ALIGNED PROCESS TECHNOLOGY [J].

KONAKA, S ;

YAMAMOTO, Y ;

SAKAI, T .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (04) :526-531

[3] AN ADVANCED HIGH-PERFORMANCE TRENCH-ISOLATED SELF-ALIGNED BIPOLAR TECHNOLOGY [J].

LI, GP ;

NING, TH ;

CHUANG, CT ;

KETCHEN, MB ;

TANG, DDL ;

MAUER, J .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) :2246-2254

[4] A 4-1 TIME-DIVISION MULTIPLEXER IC FOR BIT RATES UP TO 6 GBIT/S BASED ON A STANDARD BIPOLAR TECHNOLOGY [J].

REIMANN, R ;

REIN, HM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) :785-789

[5] MULTI-GIGABIT-PER-SECOND SILICON BIPOLAR ICS FOR FUTURE OPTICAL-FIBER TRANSMISSION-SYSTEMS [J].

REIN, HM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) :664-675

[6] DESIGN CONSIDERATIONS OF HIGH-PERFORMANCE NARROW-EMITTER BIPOLAR-TRANSISTORS [J].

TANG, DD ;

CHEN, TC ;

CHUANG, CT ;

LI, GP ;

STORK, JMC ;

KETCHEN, MB ;

HACKBARTH, E ;

NING, TH .

IEEE ELECTRON DEVICE LETTERS, 1987, 8 (04) :174-175