Evaluation of the upset risk in CMOS SRAM through full three dimensional simulation

被引:14
作者
Moreau, Y [1 ]
Duzellier, S [1 ]
Gasiot, J [1 ]
机构
[1] CERT,ONERA,F-31055 TOULOUSE,FRANCE
关键词
D O I
10.1109/23.488780
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Upsets caused by incident heavy ion on CMOS static RAM are studied here. Three dimensional device simulations, based on a description of a full epitaxial CMOS inverter, and experimental results are reported for evaluation of single and multiple bit error risk. The particular influences of hit location and incidence angle are examined.
引用
收藏
页码:1789 / 1796
页数:8
相关论文
共 20 条
[1]   SINGLE EVENT UPSET IN IRRADIATED 16K CMOS SRAMS [J].
AXNESS, CL ;
SCHWANK, JR ;
WINOKUR, PS ;
BROWNING, JS ;
KOGA, R ;
FLEETWOOD, DM .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (06) :1602-1607
[2]  
BION T, 1993, 2ND P RADECS EUR C, P560
[3]  
BRISSET C, 1993, 2ND P RADECS EUR C, P503
[4]   3-DIMENSIONAL SIMULATION OF CHARGE COLLECTION AND MULTIPLE-BIT UPSET IN SI DEVICES [J].
DODD, PE ;
SEXTON, FW ;
WINOKUR, PS .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) :2005-2017
[5]   NUMERICAL-SIMULATION OF HEAVY-ION CHARGE GENERATION AND COLLECTION DYNAMICS [J].
DUSSAULT, H ;
HOWARD, JW ;
BLOCK, RC ;
PINTO, MR ;
STAPOR, WJ ;
KNUDSON, AR .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1993, 40 (06) :1926-1934
[6]  
DUSSAULT JW, 1993, 2ND P RADECS EUR C, P509
[7]  
DUZELLIER S, 1992, CERTONERA CRCOMP60 R
[8]   SEMICONDUCTOR-DEVICE SIMULATION [J].
FICHTNER, W ;
ROSE, DJ ;
BANK, RE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (09) :1018-1030
[9]  
FU JS, 1984, IEEE T NUCL SCI, V31
[10]   LATCHUP IN CMOS FROM SINGLE PARTICLES [J].
JOHNSTON, AH ;
HUGHLOCK, BW .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1990, 37 (06) :1886-1893