A MODEL FOR THE RELATION BETWEEN SUBSTRATE AND GATE CURRENTS IN N-CHANNEL MOSFETS

被引:12
作者
TANAKA, S
WATANABE, S
机构
关键词
D O I
10.1109/T-ED.1983.21187
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:668 / 675
页数:8
相关论文
共 29 条
[11]   UNINTENTIONAL WRITING OF A FAMOUS MEMORY DEVICE DURING READING [J].
JEPPSON, KO ;
SVENSSON, CM .
SOLID-STATE ELECTRONICS, 1976, 19 (06) :455-457
[12]   SUBSTRATE CURRENT DUE TO IMPACT IONIZATION IN MOS-FET [J].
KAMATA, T ;
TANABASHI, K ;
KOBAYASHI, K .
JAPANESE JOURNAL OF APPLIED PHYSICS, 1976, 15 (06) :1127-1133
[13]  
KELDYSH LV, 1960, SOV PHYS JETP-USSR, V10, P509
[14]  
KELDYSH LV, 1965, SOV PHYS JETP-USSR, V21, P1135
[15]   CORRELATION BETWEEN SUBSTRATE AND GATE CURRENTS IN MOSFETS [J].
KO, PK ;
TAM, SM ;
HU, C ;
MULLER, RS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (10) :1260-1261
[16]   THEORY OF ELECTRON HEATING AND PROGRAMMING IN FAMOS DEVICES [J].
MOORE, BT ;
MIZE, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (10) :1259-1260
[17]   1 MU-M MOSFET VLSI TECHNOLOGY .4. HOT-ELECTRON DESIGN CONSTRAINTS [J].
NING, TH ;
COOK, PW ;
DENNARD, RH ;
OSBURN, CM ;
SCHUSTER, SE ;
YU, HN .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :268-275
[18]  
OKUTO Y, PHYS REV B, V16, P3076
[19]  
PATHAK S, 1980, Patent No. 4223394
[20]  
PHILLIPS A, 1975, IEDM TECH DIG, P39