A SI BIPOLAR 21-GHZ 320-MW STATIC FREQUENCY-DIVIDER

被引:12
作者
KURISU, M [1 ]
OHUCHI, M [1 ]
SAWAIRI, A [1 ]
SUGIYAMA, M [1 ]
TAKEMURA, H [1 ]
TASHIRO, T [1 ]
机构
[1] NEC CORP LTD,DIV VLSI DEV DIV,DEPT DEVICE DEV,SAGAMIHARA,KANAGAWA 229,JAPAN
关键词
D O I
10.1109/4.98982
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A silicon bipolar divide-by-eight static frequency divider has been developed. A state-of-the-art advanced borosilicate-glass self-aligned (A-BSA) transistor technology is applied, which has a cutoff frequency of 40 GHz at V(ce) = 1 V. Optimum circuit and layout designs have been carried out for high-speed/low-power operation. The single-ended input realized by an on-chip metal-insulator-metal (MIM) capacitor makes it easy to use in microwave applications. Ultrahigh-speed operation, up to 21 GHz, was realized, with 320-mW power dissipation from a single +5-V supply. The static frequency divider is a suitable prescaler for phase-locked oscillators (PLO's), completely covering microwave frequencies from L band through Ku band (1-18 GHz). Future microwave and satellite communication systems are expected to be simplified by their use.
引用
收藏
页码:1626 / 1631
页数:6
相关论文
共 17 条
[1]  
CHEN TC, 1989, MAY S VLSI TECHN, P87
[2]  
ICHINO H, 1988, SEP P IEEE BIP CIRC, P15
[3]  
KATAKURA H, 1990, SPR NAT C REC, P211
[4]  
KURISU M, 1991, ISSCC, P158
[5]  
MIYAZAKI S, 1989, NEC RES DEV, V93, P37
[6]  
NAKAZATO K, 1985, ISSCC, P215
[7]  
ONODERA K, 1985, ISSCC, P216
[8]   3.8 GBIT/S BIPOLAR MASTER-SLAVE D-FLIP-FLOP IC AS A BASIC ELEMENT FOR HIGH-SPEED OPTICAL COMMUNICATION-SYSTEMS [J].
REIN, HM ;
REIMANN, R .
ELECTRONICS LETTERS, 1986, 22 (10) :543-544
[9]  
Sakai T., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P18
[10]   GIGABIT LOGIC BIPOLAR TECHNOLOGY - ADVANCED SUPER SELF-ALIGNED PROCESS TECHNOLOGY [J].
SAKAI, T ;
KONAKA, S ;
KOBAYASHI, Y ;
SUZUKI, M ;
KAWAI, Y .
ELECTRONICS LETTERS, 1983, 19 (08) :283-284