JOSEPHSON 4 K-BIT CACHE MEMORY DESIGN FOR A PROTOTYPE SIGNAL PROCESSOR .1. GENERAL OVERVIEW

被引:5
作者
HENKELS, WH
GEPPERT, LM
KADLEC, J
EPPERLEIN, PW
BEHA, H
CHANG, WH
JAECKEL, H
机构
关键词
D O I
10.1063/1.335960
中图分类号
O59 [应用物理学];
学科分类号
摘要
引用
收藏
页码:2371 / 2378
页数:8
相关论文
共 16 条
[1]   JOSEPHSON COMPUTER-TECHNOLOGY - IBM RESEARCH-PROJECT [J].
ANACKER, W .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (02) :107-112
[2]   MODEL FOR A 15-NS 16K-RAM WITH JOSEPHSON JUNCTIONS [J].
BROOM, RF ;
GUERET, P ;
KOTYCZKA, W ;
MOHR, TO ;
MOSER, A ;
OOSENBRUG, A ;
WOLF, P .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (04) :690-699
[3]   JOSEPHSON-JUNCTIONS OF SMALL AREA FORMED ON THE EDGES OF NIOBIUM FILMS [J].
BROOM, RF ;
OOSENBRUG, A ;
WALTER, W .
APPLIED PHYSICS LETTERS, 1980, 37 (02) :237-239
[4]   BASIC DESIGN OF A JOSEPHSON-TECHNOLOGY CACHE MEMORY [J].
FARIS, SM ;
HENKELS, WH ;
VALSAMAKIS, EA ;
ZAPPE, HH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (02) :143-154
[5]   FABRICATION PROCESS FOR JOSEPHSON INTEGRATED-CIRCUITS [J].
GREINER, JH ;
KIRCHER, CJ ;
KLEPNER, SP ;
LAHIRI, SK ;
WARNECKE, AJ ;
BASAVAIAH, S ;
YEN, ET ;
BAKER, JM ;
BROSIOUS, PR ;
HUANG, HCW ;
MURAKAMI, M ;
AMES, I .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (02) :195-205
[6]   INVESTIGATIONS FOR A JOSEPHSON COMPUTER MAIN MEMORY WITH SINGLE-FLUX-QUANTUM CELLS [J].
GUERET, P ;
MOSER, A ;
WOLF, P .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (02) :155-166
[7]   JOSEPHSON 4 K-BIT CACHE MEMORY DESIGN FOR A PROTOTYPE SIGNAL PROCESSOR .3. DECODING, SENSING, AND TIMING [J].
HENKELS, WH ;
GEPPERT, LM ;
KADLEC, J ;
EPPERLEIN, PW ;
BEHA, H ;
CHANG, WH ;
JAECKEL, H .
JOURNAL OF APPLIED PHYSICS, 1985, 58 (06) :2389-2399
[8]   JOSEPHSON 4 K-BIT CACHE MEMORY DESIGN FOR A PROTOTYPE SIGNAL PROCESSOR .2. CELL ARRAY AND DRIVERS [J].
HENKELS, WH ;
GEPPERT, LM ;
KADLEC, J ;
EPPERLEIN, PW ;
BEHA, H ;
CHANG, WH ;
JAECKEL, H .
JOURNAL OF APPLIED PHYSICS, 1985, 58 (06) :2379-2388
[9]  
HENKELS WH, UNPUB
[10]  
HENKELS WH, 1983, 1983 P IEEE INT C CO, P570