ANISOTYPE-GATE SELF-ALIGNED P-CHANNEL HETEROSTRUCTURE FIELD-EFFECT TRANSISTORS

被引:9
作者
ABROKWAH, JK
HUANG, JH
OOMS, WJ
HALLMARK, JA
机构
[1] Phoenix Corporate Research Laboratory, Motorola, Inc., Tempe
关键词
D O I
10.1109/16.182501
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new self-aligned p-channel HFET structure was evaluated for application to complementary HFET circuits. The AlGaAs/InGaAs HFET structure uses an anisotype graded n+ InGaAs/GaAs semiconductor gate to enhance the barrier height of the FET, resulting in a significant reduction in gate leakage current at low voltages. With AlGaAs composition of x = 0.3, and a thin AlAs spacer of 60 angstrom, leakage current was reduced by a factor of about 1000 at gate voltage of 1 V, when compared to AlGaAs/InGaAs HIGFET of aluminum content x = 0.75. The anisotype PFET maintains high device transconductance, typically 50 mS/mm for 1.3 x 10 mum PFET's, high reverse breakdown voltages 9-10 V, and low capacitance. Microwave S-parameter characterization resulted in F(t) of 5 GHz for a 1 x 50 mum PFET.
引用
收藏
页码:278 / 284
页数:7
相关论文
共 17 条
[1]   DISLOCATION MORPHOLOGY IN GRADED HETEROJUNCTIONS - GAAS1-XPX [J].
ABRAHAMS, MS ;
WEISBERG, LR ;
BUIOCCHI, CJ ;
BLANC, J .
JOURNAL OF MATERIALS SCIENCE, 1969, 4 (03) :223-&
[2]  
ABROKWAH JK, 1836, Patent No. 506031
[3]  
Akinwande A. I., 1990, International Electron Devices Meeting 1990. Technical Digest (Cat. No.90CH2865-4), P983, DOI 10.1109/IEDM.1990.237075
[4]   DIPOLE HETEROSTRUCTURE FIELD-EFFECT TRANSISTOR [J].
AKINWANDE, T ;
ZOU, J ;
SHUR, MS ;
GOPINATH, A .
IEEE ELECTRON DEVICE LETTERS, 1990, 11 (08) :332-333
[5]  
ARAI K, 1987, GAAS RELATED COMPOUN, V79, P631
[6]  
BAEK JH, 1986, IEEE ELECTR DEVICE L, V7, P519, DOI 10.1109/EDL.1986.26458
[7]   A NEW AND SIMPLE-MODEL FOR GAAS HETEROJUNCTION FET GATE CHARACTERISTICS [J].
CHEN, CH ;
BAIER, SM ;
ARCH, DK ;
SHUR, MS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (05) :570-577
[8]   REALIZATION OF N-CHANNEL AND P-CHANNEL HIGH-MOBILITY (AL,GA)AS/GAAS HETEROSTRUCTURE INSULATING GATE FETS ON A PLANAR WAFER SURFACE [J].
CIRILLO, NC ;
SHUR, MS ;
VOLD, PJ ;
ABROKWAH, JK ;
TUFTE, ON .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (12) :645-647
[9]  
Grider D. E., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P235, DOI 10.1109/IEDM.1991.235459
[10]  
HUANG J, UNPUB APPL PHYS LETT