DEFECT ANALYSIS AND YIELD DEGRADATION OF INTEGRATED-CIRCUITS

被引:39
作者
GUPTA, A
PORTER, WA
LATHROP, JW
机构
[1] ROCKWELL INT,MICROELECTR DIV,ANAHEIM,CA 91800
[2] TEXAS A&M UNIV,DEPT ELECT ENGN,COLLEGE STN,TX 77843
[3] CLEMSON UNIV,DEPT ELECT & COMP,CLEMSON,SC 29631
关键词
D O I
10.1109/JSSC.1974.1050475
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:96 / 103
页数:8
相关论文
共 28 条
  • [1] ANSLEY WG, 1968, IEEE T ELECTRON DEVI, VED15, P405
  • [2] ASHAR DL, 1970, THESIS CLEMSON U
  • [3] BERNAY RA, 1965, ELECTRON IND, V24, P76
  • [4] CALHOUN DF, 1972, IEEE J SOLID-ST CIRC, VSC 7, P395
  • [5] DINGWALL AGF, 1968, OCT IEEE INT EL DEV
  • [6] STUDIES ON SURFACE PREPARATION
    FAUST, JW
    [J]. SURFACE SCIENCE, 1969, 13 (01) : 60 - &
  • [7] FISHER AW, 1966, J ELECTROCHEM SOC, V113, P1054
  • [8] Gupta A., 1970, Proceedings of the IEEE, V58, P1960, DOI 10.1109/PROC.1970.8073
  • [9] GUPTA A, 1972, IEEE J SOLID ST CIRC, VSC 7, P389
  • [10] SILICON INSULATED-GATE FIELD-EFFECT TRANSISTOR
    HOFSTEIN, SR
    HEIMAN, FP
    [J]. PROCEEDINGS OF THE IEEE, 1963, 51 (09) : 1190 - &