VLSI WIRING CAPACITANCE

被引:30
作者
COTTRELL, PE [1 ]
BUTURLA, EM [1 ]
机构
[1] IBM CORP,INFORMAT SYS & TECHNOL GRP,MECH DESIGN AUTOMAT PROGRAM OFF,POUGHKEEPSIE,NY 12602
关键词
D O I
10.1147/rd.293.0277
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:277 / 288
页数:12
相关论文
共 20 条
[12]   OYSTER - A STUDY OF INTEGRATED-CIRCUITS AS 3-DIMENSIONAL STRUCTURES [J].
KOPPELMAN, GM ;
WESLEY, MA .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1983, 27 (02) :149-163
[13]   A SILICON AND ALUMINUM DYNAMIC MEMORY TECHNOLOGY [J].
LARSEN, RA .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (03) :268-282
[14]   MINIMUM PROPAGATION DELAYS IN VLSI [J].
MEAD, C ;
REM, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) :773-775
[16]   EFFICIENT CAPACITANCE CALCULATIONS FOR 3-DIMENSIONAL MULTICONDUCTOR SYSTEMS [J].
RUEHLI, AE ;
BRENNAN, PA .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1973, MT21 (02) :76-82
[17]  
Shephard MS, 1983, COMPUT MECH ENG, V1, P49
[18]  
SINHA AK, 1982, IEEE ELECTRON DEVICE, V3, P773
[19]  
Zienkiewicz OC., 1965, ENGINEER, V220, P507
[20]  
SH125300 ORD